CIS 501 Introduction to Computer Architecture


Unit 10: Data-Level Parallelism

CIS 501 (Martin/Roth): DLP

Readings

- H+P
 - · Appendix E (skim)

This Unit: Data/Thread Level Parallelism



- Data-level parallelism
 - Vector processors
 - Message-passing multiprocessors
- Thread-level parallelism
 - Shared-memory multiprocessors
- Flynn Taxonomy

CIS 501 (Martin/Roth): DLP

Latency, Bandwidth, and Parallelism

Latency

- Time to perform a single task
- Hard to make smaller

Bandwidth

- Number of tasks that can be performed in a given amount of time
- + Easier to make larger: overlap tasks, execute tasks in parallel
- One form of parallelism: insn-level parallelism (ILP)
 - Parallel execution of insns from a single sequential program
 - Pipelining: overlap processing stages of different insns
 - Superscalar: multiple insns in one stage at a time
 - Have seen

CIS 501 (Martin/Roth): DLP 3 CIS 501 (Martin/Roth): DLP

Exposing and Exploiting ILP

- ILP is out there...
 - Integer programs (e.g., gcc, gzip): ~10–20
 - Floating-point programs (e.g., face-rec, weather-sim): ~50–250
 - + It does make sense to build 4-way and 8-way superscalar
- ...but compiler/processor work hard to exploit it
 - Independent insns separated by branches, stores, function calls
 - Overcome with dynamic scheduling and speculation
 - Modern processors extract ILP of 1-3

CIS 501 (Martin/Roth): DLP

5

Data-Level Parallelism (DLP)

- One example of DLP: inner loop-level parallelism
 - Iterations can be performed in parallel


Fundamental Problem with ILP

- Clock rate and IPC are at odds with each other
 - Pipelining
 - + Fast clock
 - Increased hazards lower IPC
 - Wide issue
 - + Higher IPC
 - N² bypassing slows down clock
- Can we get both fast clock and wide issue?
 - Yes, but with a parallelism model less general than ILP
- Data-level parallelism (DLP)
 - Single operation repeated on multiple data elements
 - Less general than ILP: parallel insns are same operation

CIS 501 (Martin/Roth): DLP

6

Exploiting DLP With Vectors



- One way to exploit DLP: vectors
 - Extend processor with vector "data type"
 - Vector: array of MVL 32-bit FP numbers
 - Maximum vector length (MVL): typically 8-64
 - Vector register file: 8–16 vector registers (v0-v15)

CIS 501 (Martin/Roth): DLP

CIS 501 (Martin/Roth): DLP

8

Vector ISA Extensions

- Vector operations
 - Versions of scalar operations: op. v
 - · Each performs an implicit loop over MVL elements

```
for (I=0; I<MVL; I++) op[I];
```

- Examples
- ldf.v X(r1),v1: load vector

```
for (I=0;I<MVL;I++) ldf X+I(r1),v1[I];</pre>
```

stf.v v1,X(r1): store vector

```
for (I=0;I<MVL;I++) stf v1[I],X+I(r1);</pre>
```

addf.vv v1,v2,v3: add two vectors

```
for (I=0;I<MVL;I++) addf v1[I],v2[I],v3[I];
```

addf.vs v1,f2,v3: add vector to scalar

```
for (I=0;I<MVL;I++) addf v1[I],f2,v3[I];</pre>
```

CIS 501 (Martin/Roth): DLP

9

Scalar SAXPY Performance

ldf X(r1),f1
mulf f0,f1,f2
ldf Y(r1),f3
addf f2,f3,f4
stf f4,Z(r1)
addi r1,4,r1
slti r1,400,r2
bne Loop

- Scalar version
 - 5-cycle mulf, 2-cycle addf, 1 cycle others
 - 100 iters * 11 cycles/iter = 1100 cycles

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
ldf X(r1),f1	F	D	Χ	М	W	-													
mulf f0,f1,f2	-	F	D	d*	E*	E*	E*	E*	E*	W									
ldf Y(r1),f3	-		F	p*	D	Χ	Μ	W											
addf f2,f3,f4	1				F	D	d*	d*	d^*	E+	E+	W							
stf f4,Z(r1)						F	p *	p*	p*	D	Χ	Μ	W						
addi r1,4,r1										F	D	Χ	Μ	W					
blt r1,r2,0											F	D	Χ	Μ	W				
ldf X(r1),f1												F	D	Χ	М	W			

Vectorizing SAXPY

ldf X(r1),f1	ldf X(r1),f1	ldf X(r1),f1	ldf X(r1),f1	1
mulf f0,f1,f2	mulf f0,f1,f2	mulf f0,f1,f2	mulf f0,f1,f2	ŀ
ldf Y(r1),f3	ldf Y(r1),f3	ldf Y(r1),f3	ldf Y(r1),f3	L
addf f2,f3,f4	addf f2,f3,f4	addf f2,f3,f4	addf f2,f3,f4	L
stf f4,Z(r1)	stf f4,Z(r1)	stf f4,Z(r1)	stf f4,Z(r1)	ı
addi r1,4,r1	addi r1,4,r1	addi r1,4,r1	addi r1,4,r1	1
blti r1,400,0	 blti r1,400,0	 blti r1,400,0	 blti r1,400,0	1
				_

ldf.v X(r1),v1 mulf.vs v1,f0,v2 ldf.v Y(r1),v3 addf.vv v2,v3,v4 stf.v v4,Z(r1) addi r1,16,r1 blti r1,400,0

- Pack loop body into vector insns
 - Horizontal packing changes execution order
- Aggregate loop control
 - Add increment immediates

CIS 501 (Martin/Roth): DLP

10

Vector SAXPY Performance

ldf.v X(r1),v1 mulf.vs v1,f0,v2 ldf.v Y(r1),v3 addf.vv v2,v3,v4 stf.v v4,Z(r1) addi r1,16,r1 slti r1,400,r2 bne r2,Loop

- Vector version
 - 4 element vectors
 - 25 iters * 11 insns/iteration * = 275 cycles
 - + Factor of 4 speedup

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 ldf.v X(r1),v1 X M Wmulf.vv v1,f0,v2 D d* E* E* E* E* W ldf.v Y(r1),v3 F p* D X M W addf.vv v2,v3,v4 D d* d* d* E+ E+ W stf.v f4,Z(r1) F p* p* p* D X M W addi r1,4,r1 F D X M W blt r1,r2,0 F D X M W ldf X(r1),f1 FDXMW

CIS 501 (Martin/Roth): DLP 11 CIS 501 (Martin/Roth): DLP

12

Not So Fast

- A processor with 32-element vectors
 - 1 Kb (32 * 32) to cache? 32 FP multipliers?
- No: vector load/store/arithmetic units are pipelined
 - Processors have L (1 or 2) of each type of functional unit
 - L is called number of vector lanes
 - Micro-code streams vectors through units M data elements at once
- Pipelined vector insn timing
 - $T_{\text{vector}} = T_{\text{scalar}} + (MVL / L) 1$
 - Example: 64-element vectors, 10-cycle multiply, 2 lanes
 - $T_{\text{mulf.vv}} = 10 + (64 / 2) 1 = 41$
 - + Not bad for a loop with 64 10-cycle multiplies

CIS 501 (Martin/Roth): DLP

13

Not So Slow

- For a given vector operation
 - All MVL results complete after T_{scalar} + (MVL / L) 1
 - First M results (e.g., v1[0] and v1[1]) ready after T_{scalar}
 - Start dependent vector operation as soon as those are ready
- Chaining: pipelined vector forwarding
 - $T_{vector1} = T_{scalar1} + (MVL / L) 1$
 - $T_{\text{vector2}} = T_{\text{scalar2}} + (MVL / L) 1$
 - $T_{vector1} + T_{vector2} = T_{scalar1} + T_{scalar2} + (MVL / L) 1$

Pipelined Vector SAXPY Performance

ldf.v X(r1),v1 mulf.vs v1,f0,v2 ldf.v Y(r1),v3 addf.vv v2,v3,v4 stf.v v4,Z(r1) addi r1,16,r1 slti r1,400,r2 bne r2,Loop

- Vector version
 - 4-element vectors, 1 lane
 - 4-cycle ldf.v/stf.v
 - 8-cycle mulf.sv, 5-cycle addf.vv
 - 25 iters * 20 cycles/iter = 500 cycles
 - Factor of 2.2 speedup

```
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
ldf.v X(r1),v1
                       X M M M M W
mulf.sv v1,f0,v2
                     F D d* d* d* d* E* E* E* E* E* E* E* W
                        F p* p* p* p* D X M M M M W
ldf.v Y(r1),v3
addf.vv v2,v3,v4
                                        D d* d* d* d* d* d* E+E+E+E+
stf.v f4,Z(r1)
                                         F p* p* p* p* p* p* D X d* d*
addi r1,4,r1
                                                            F D p* p*
blt r1,r2,0
                                                              F p* p*
ldf.v X(r1),f1
CIS 501 (Martin/Roth): DLP
                                                                14
```

Chained Vector SAXPY Performance

ldf.v X(r1),v1 mulf.vs v1,f0,v2 ldf.v Y(r1),v3 addf.vv v2,v3,v4 stf.v v4,Z(r1) addi r1,16,r1 slti r1,400,r2 bne r2,Loop

- Vector version
 - 1 lane
 - 4-cycle ldf.v/stf.v
 - 8-cycle mulf.sv, 5-cycle addf.vv
 - 25 iters * 11 cycles/iter = 275 cycles
 - + Factor of 4 speedup again

```
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
ldf.v X(r1),v1
mulf.vv v1,f0,v2
                     D d*E*E*E*E*E*E*E* E* E* W
ldf.v Y(r1),v3
                      F p* D X s* M M M M W
                          F D p* d* c* E+ E+ E+ E+ W
addf.vv v2,v3,v4
stf.v f4,Z(r1)
                             F p* p* p* D X M M M M W
addi r1,4,r1
                                       F D X M W
blt r1,r2,0
                                         F D X M W
ldf.v X(r1),f1
                                            FDXMMMW
```

Vector Performance

- Where does it come from?
 - + Fewer loop control insns: addi, blt, etc.
 - Vector insns contain implicit loop control
 - + RAW stalls taken only once, on "first iteration"
 - Vector pipelines hide stalls of "subsequent iterations"
- How does it change with vector length?
 - + Theoretically increases, think of T_{vector}/MVL
 - $T_{\text{vector}} = T_{\text{scalar}} + (MVL / L) 1$
 - $MVL = 1 \rightarrow (T_{vector}/MVL) = T_{scalar}$
 - MVL = $1000 \rightarrow (T_{\text{vector}}/\text{MVL}) = 1$
 - But vector regfile becomes larger and slower

CIS 501 (Martin/Roth): DLP

17

Variable Length Vectors

- Vector Length Register (VLR): 0 < VLR < MVL
 - · Implicit in all vector operations

```
for (I=0; I<VLR; I++) { vop... }
```

- · Used to handle vectors of different sizes
- General scheme for cutting up loops is strip mining
 - Similar to loop blocking (cuts arrays into cache-sized chunks)

```
for (I=0; I<N; I++)
    Z[I] = A*X[I]+Y[I];

VLR = N % MVL;
for (J=0; J<N; J+=VLR, VLR=MVL)
    for (I=J; I<J+VLR; I++)
    Z[I] = A*X[I]+Y[I];</pre>
```

Amdahl's Law

- Amdahl's law: the law of diminishing returns
 - speedup_{total} = $1 / [\%_{\text{vector}} / \text{speedup}_{\text{vector}} + (1 \%_{\text{vector}})]$
 - Speedup due to vectorization limited by non-vector portion
 - In general: optimization speedup limited by unoptimized portion

```
• Example: %<sub>opt</sub> = 90%
```

```
• speedup<sub>ont</sub> = 10 \rightarrow \text{speedup}_{\text{total}} = 1 / [0.9/10 + 0.1] = 5.3
```

• speedup_{opt} =
$$100 \rightarrow \text{speedup}_{\text{total}} = 1 / [0.9/100 + 0.1] = 9.1$$

- Speedup_{opt} = ∞ \rightarrow speedup_{total} = 1 / [0.9/ ∞ + 0.1] = 10
- CRAY-1 rocked because it had fastest vector unit ...
- ... and the fastest scalar unit

CIS 501 (Martin/Roth): DLP

10

Vector Predicates

- Vector Mask Register (VMR): 1 bit per vector element
 - Implicit predicate in all vector operations

```
for (I=0; I<VLR; I++) if (VMR[I]) { vop... }
```

 Used to vectorize loops with conditionals in them seq.v, slt.v, slti.v, etc.: sets vector predicates cvmr: clear vector mask register (set to ones)

ILP vs. DLP

- · Recall: fundamental conflict of ILP
 - High clock frequency or high IPC, not both
 - High clock frequency → deep pipeline → more hazards → low IPC
 - High IPC → superscalar → complex issue/bypass → slow clock
- DLP (vectors) sidesteps this conflict
 - + Key: operations within a vector insn are parallel → no data hazards
 - + Key: loop control is implicit → no control hazards
 - High clock frequency → deep pipeline + no hazards → high IPC
 - High IPC → natural wide issue + no bypass → fast clock

CIS 501 (Martin/Roth): DLP

21

Short, Single-Cycle Vector Instructions

- Pipelining technique used in **scientific vector** architectures
 - Many elements per vector: 8 to 64
 - Large basic data type: 32- or 64- bit FP
 - Complex operations: addf.vv, mulf.vs
- More recently, multimedia vector architectures
 - Few elements per vector: 4 or 8 (64-bit or 128-bit vectors)
 - Short, simple basic data type: 8- or 16-bit integers
 - Entire vector can be "packed" into one 32- or 64-bit integer
 - Simple operations: and, or, add
 - Operations implemented in parallel in single ALU
 - Do 4 16-bit adds in 64-bit ALU by disabling some carries
 - This form of data-level parallelism called subword parallelism

History of Vectors

- Vector-register architectures: "RISC" vectors
 - Most modern vector supercomputers (Cray-1, Convex)
 - · Like we have talked about so far
 - Optimized for short-medium sized (8–64 element) vectors
- Memory-memory vector architectures: "CISC" vectors
 - Early vector supercomputers (TI ASC, CDC STAR100)
 - Optimized for (arbitrarily) long vectors
 - All vectors reside in memory
 - Require a lot of memory bandwidth
 - Long startup latency

CIS 501 (Martin/Roth): DLP

22

Modern Vectors

- Both floating-point and integer vectors common today
 - But both of the parallel (not pipelined) variety
- Integer vectors
 - Image processing: a pixel is 4 bytes (RGBA)
 - · Also: speech recognition, geometry, audio, tele-communications
- · Floating-point vectors
 - Useful for geometry processing: 4x4 translation/rotation matrices
 - Also: scientific/engineering programs, digital signal processing
- Examples
 - Intel MMX: 64-bit integer (2x32b, 4x16b, 8x8b)
 - Intel SSE: 64-bit FP (2x32b)
 - Intel SSE2: 128-bit FP (2x64b, 4x32b)
 - Motorola AltiVEC: 128-bit integer/FP (2x64b, 4x32b, 8x16b, 16x8b)

CIS 501 (Martin/Roth): DLP 23 CIS 501 (Martin/Roth): DLP 24

Automatic Vectorization

Automatic vectorization

- Compiler conversion of sequential code to vector code
- Very difficult
- Vectorization implicitly reorders operations
- Invariably, loads and stores are some of those operations
- How to tell whether load/store reordering is legal?
 - Possible in languages without references: e.g., FORTRAN
 - Hard (impossible?) in languages with references: e.g., C, Java
- Compilers don't generate MMX and SSE code
- Libraries of routines that exploit MMX and SSE are hand assembled

CIS 501 (Martin/Roth): DLP

25

Not Everything Easy To Vectorize

```
for (I = 0; I < N; I++)
  for (J = 0; J < N; J++)
   for (K = 0; K < N; K++)
        C[I][J] += A[I][K] * B[K][J];</pre>
```

- Matrix multiply difficult to vectorize
 - Vectorization works on inner loops
 - The iterations in this inner loop are not independent
- Need to transform it.

```
for (I = 0; I < N; I++)
  for (J = 0; J < N; J+=MVL)
  for (K = 0; K < N; K++)
    for (JJ = 0; JJ<MVL; JJ++)
        C[I][J+JJ] += A[I][K] * B[K][J+JJ];</pre>
```

Vector Energy

- Vectors are more power efficient than superscalar
 - For a given loop, vector code...
 - + Fetches, decodes, issues fewer insns (obvious)
 - + Actually executes fewer operations too (loop control)
 - · Also remember: clock frequency is not power efficient
 - + Vectors can trade frequency (pipelining) for parallelism (lanes)
- In general: hardware more power efficient than software
 - Custom circuits more efficient than insns on general circuits
 - Think of vectors as custom hardware for array-based loops

CIS 501 (Martin/Roth): DLP

26


Exploiting DLP With Parallel Processing

```
for (I = 0; I < 100; I++)
  for (J = 0; J < 100; J++)
    for (K = 0; K < 100; K++)
        C[I][J] += A[I][K] * B[K][J];</pre>
```

- Matrix multiplication can also be parallelized
- Outer loop parallelism
 - Outer loop iterations are parallel
 - Run entire I or J loop iterations in parallel
 - · Each iteration runs on a different processor
 - Each processor runs all K inner loop iterations sequentially
- Which is better? Do both!

CIS 501 (Martin/Roth): DLP 27 CIS 501 (Martin/Roth): DLP 28

Parallelizing Matrix Multiply



- How to parallelize matrix multiply over N processors?
 - Or N machines in a cluster
- One possibility: give each processor an 1 iteration
 - Each processor runs copy of loop above
 - my_id() function gives each processor ID from 0 to N
 - Parallel processing library (e.g., MPI) provides this function
- Have to also divide matrices between N processors
- Each processor gets row my_id() of A, C, column my_id() of B CIS 501 (Martin/Roth): DLP 29

Parallelizing Matrix Multiply

```
if (my_id() == 0) {
    memcpy(tmp_A, &A[I][0], 100);
    memcpy(tmp_B, &B[0][J], 100);
    for (id = 1; id < 100; id++)
    { send(id, &A[id][0], 100); send(id, &B[0][id], 100); }
}
else { recv(0, &my_A, 100); recv(0, &my_B, 100); }

if (my_id() == 0)
    for (id = 1; id < 100; id++)
        recv(id, &C[id][0], 100);
else send(0, &my_C, 100);</pre>
```

Data initialization/collection

- Processor 0 must initialize others with portions of A, B matrices
- Processor 0 must collect c matrix portions from other processors

Parallelizing Matrix Multiply

```
for (J = 0; J < 100; J++) {
   if (J == my_id()) {
      memcpy(tmp_B, my_B, 100);
      for (id = 0; id < 100; id++)
        if (id != my_id())
            send(id, &my_B, 100);
   }
   else recv(J, &tmp_B, 100);
   for (K = 0; K < 100; K++)
      my_C[J] += my_A[K] * tmp_B[K];
}</pre>
```

Data communication

- Processors send their portions of B (my B) to other processors
- Library provides send(), recv() functions for this

CIS 501 (Martin/Roth): DLP

30

Parallel Matrix Multiply Performance

- Gross assumptions
 - 10 cycles per FP instruction, all other instructions free
 - 50 cycles + 1 cycle for every 4 B to send/receive a message
- Sequential version: no communication
 - Computation: 2M FP-insn * 10 cycle/FP insn = 20M cycles
- Parallel version: calculate for processor 0 (takes longest)
 - Computation: 20K FP-insn * 10 cycle/FP-insn = 200K cycles
 - Initialization: ~200 send * 150 cycle/send = 30K cycles
 - Communication: ~200 send * 150 cycle/send = **30K cycles**
 - Collection: ~100 send * 150 cycle/send = 15K cycles
 - Total: 275K cycles
 - + 73X speedup (not quite 100X)
 - 32% communication overhead

CIS 501 (Martin/Roth): DLP 31 CIS 501 (Martin/Roth): DLP 32

Parallel Performance

P (peak speedup)	10	100	1000
Computation	200,000*10=2M	20,000*10=200K	2000*10=20K
Initialization	20*(50+1000)=21K	200*(50+100)=30K	2000*(50+10)=120K
Communication	20*(50+1000)=21K	200*(50+100)=30K	2000*(50+10)=120K
Collection	10*(50+1000)=11K	100*(50+100)=15K	1000*(50+10)=60K
Total	2.05M	275K	320K
Actual speedup	9.7	73	63
Actual/Peak	97%	73%	6.3%

- How does it scale with number of processors P?
 - 97% efficiency for 10 processors, 73% for 100, 6.3% for 1000
 - 1000 processors actually slower than 100
 - Must initialize/collect data from too many processors
 - Each transfer is too small, can't amortize constant overhead
- Amdahl's law again
 - Speedup due to parallelization limited by non-parallel portion

CIS 501 (Martin/Roth): DLP

Message Passing

- Parallel matrix multiply we saw uses message passing
 - Each copy of the program has a private virtual address space
 - Explicit communication through messages
 - Messages to other processors look like I/O
 - + Simple hardware
 - Any network configuration will will do
 - No need to synchronize memories
 - Complex software
 - Must orchestrate communication
 - Only programs with regular (static) communication patterns
- Message passing systems called multi-computers

Automatic Parallelization?

- Same as automatic vectorization; hard
 - Same reason: difficult to analyze memory access patterns
 - Maybe even harder
 - Outer loop analysis harder than inner loop analysis

CIS 501 (Martin/Roth): DLP

34

Shared Memory

```
"shared" float A[100][100], B[100][100], C[100][100];
for (J = 0; J < 100; J++)
  for (K = 0; K < 100; K++)
        C[my id()][J] += A[my id()][K] * B[K][J];</pre>
```

- Alternative: shared memory
 - All copies of program share (part of) an address space
 - Implicit (automatic) communication via loads and stores
 - + Simple software
 - No need for messages, communication happens naturally
 Maybe too naturally
 - Supports irregular, dynamic communication patterns
 - Complex hardware
 - Create a uniform view of memory
 - More complex on with caches

CIS 501 (Martin/Roth): DLP 35 CIS 501 (Martin/Roth): DLP 36

Issues for Shared Memory

- Shared memory not without issues
 - Cache coherence
 - Synchronization
 - · Something called "memory consistency model"
 - · Not unrelated to each other
 - Not issues for message passing systems
 - · Topic of next unit

CIS 501 (Martin/Roth): DLP

37

Summary: Flynn Taxonomy

- Flynn taxonomy: taxonomy of parallelism
 - Two dimensions
 - Number of instruction streams: single vs. multiple
 - Number of data streams: single vs. multiple
- SISD: single-instruction single-data
 - · Pipelining and ILP on a uniprocessor
- **SIMD**: single-instruction multiple-data
 - DLP on a vector processor
- MIMD: multiple-instruction multiple-data
 - DLP, TLP on a parallel processor
 - SPMD: single-program multiple data

Thread Level Parallelism (TLP)

- But can also exploit thread-level parallelism (TLP)
 - Collection of asynchronous tasks: not started and stopped together
 - Data shared loosely, dynamically
 - Dynamically allocate tasks to processors
- Example: database server (each query is a thread)
 - accts is shared, can't register allocate even if it were scalar
 - id and amt are private variables, register allocated to r1, r2
- Confusion: outer-loop DLP sometimes also called TLP

CIS 501 (Martin/Roth): DLP

38

SISD vs. SIMD vs. SPMD

- SISD ruled the 1990s
 - ILP techniques found in all processors
- SIMD has its niche.
 - Multimedia, tele-communications, engineering
- SPMD is starting to dominate commercially
 - + Handles more forms of parallelism
 - Inner-loop DLP, outer-loop DLP, and TLP
 - + More economical: just glue together cheap uniprocessors
 - + Better scalability: start small, add uniprocessors

CIS 501 (Martin/Roth): DLP 39 CIS 501 (Martin/Roth): DLP 40

Summary

- Data-level parallelism (DLP)
 - + Easier form of parallelism than ILP
 - Hard to exploit automatically
- Vectors (SIMD)
 - Extend processor with new data type: vector
 - + Very effective
 - Only handles inner-loop parallelism
- Parallel Processing (MIMD)
 - Multiple uniprocessors glued together
 - Glue? explicit messages or shared memory
 - + The way of the future: inner-loop and outer-loop DLP and TLP
 - + The way of the future: inner-loop and outer-loop DLP and TLP

CIS	501 ((Martin	/Roth):	DLP