
CIS 371 Computer Organization and Design

Unit 4: Single-Cycle Datapath

Based on slides by Prof. Amir Roth & Prof. Milo Martin

This Unit: Single-Cycle Datapath




- Overview of ISAs
- Datapath storage elements
- MIPS Datapath
- MIPS Control

Readings

- P&H
 - Sections 4.1 4.4


Recall from CIS240...

240 Review: Applications




- Applications (Firefox, iTunes, Skype, Word, Google)
 - Run on hardware ... but how?

240 Review: I/O




- Apps interact with us & each other via I/O (input/output)
 - With us: display, sound, keyboard, mouse, touch-screen, camera
 - With each other: disk, network (wired or wireless)
 - Most I/O proper is analog-digital and domain of EE
 - I/O devices present rest of computer a digital interface (1s and 0s)

240 Review: OS




- I/O (& other services) provided by **OS (operating system)**
 - A super-app with privileged access to all hardware
 - Abstracts away a lot of the nastiness of hardware
 - Virtualizes hardware to isolate programs from one another
 - Each application is oblivious to presence of others
 - Simplifies programming, makes system more robust and secure
 - Privilege is key to this
 - Commons OSes are Windows, Linux, MACOS

240 Review: ISA



- App/OS are software ... execute on hardware
- HW/SW interface is **ISA (instruction set architecture)**
 - A "contract" between SW and HW
 - Encourages compatibility, allows SW/HW to evolve independently
 - Functional definition of HW storage locations & operations
 - Storage locations: registers, memory
 - Operations: add, multiply, branch, load, store, etc.
 - **Precise description** of how to invoke & access them
 - Instructions (bit-patterns hardware interprets as commands)

240 Review: LC4 ISA




- LC4: a toy ISA you know
 - 16-bit ISA (what does this mean?)
 - 16-bit insns
 - 8 registers (integer)
 - ~30 different insns
 - Simple OS support
- Assembly language
 - Human-readable ISA representation

CIS 501: Comp. Arch. | Prof. Milo Martin | ISAs & Single Cycle


.DATA
array .BLKW #100
sum .FILL #0
. CODE
.FALIGN
array_sum
CONST R5, #0
LEA R1, array
LEA R2, sum
array_sum_loop
LDR R3, R1, #0
LDR R4, R2, #0
ADD R4, R3, R4
STR R4, R2, #0
ADD R1, R1, #1
ADD R5, R5, #1
CMPI R5, #100
BRn array_sum_loop
/cle

9

371 Preview: A Real ISA




240 Review: Program Compilation



```
int array[100], sum;
void array_sum() {
   for (int i=0; i<100;i++) {
      sum += array[i];
   }
}
```

- **Program** written in a "high-level" programming language
 - C, C++, Java, C#
 - Hierarchical, structured control: loops, functions, conditionals
 - Hierarchical, structured data: scalars, arrays, pointers, structures
- **Compiler**: translates program to **assembly**
 - Parsing and straight-forward translation
 - Compiler also optimizes
 - Compiler itself another application ... who compiled compiler?

240 Review: Assembly Language





- Assembly language
 - Human-readable representation
- Machine language
 - Machine-readable representation
 - 1s and 0s (often displayed in "hex")
- Assembler
 - Translates assembly to machine

Machine code Assembly code

x9A00	CONST R5, #0
x9200	CONST R1, array
xD320	HICONST R1, array
x9464	CONST R2, sum
xD520	HICONST R2, sum
x6640	LDR R3, R1, #0
x6880	LDR R4, R2, #0
x18C4	ADD R4, R3, R4
x7880	STR R4, R2, #0
x1261	ADD R1, R1, #1
x1BA1	ADD R5, R5, #1
x2B64	CMPI R5, #100
x03F8	BRn array_sum_loop

240 Review: Insn Execution Model





Instruction \rightarrow Insn

- The computer is just finite state machine
 - **Registers** (few of them, but fast)
 - **Memory** (lots of memory, but slower)
 - **Program counter** (next insn to execute)
 - Sometimes called "instruction pointer"
- A computer executes **instructions**
 - Fetches next instruction from memory
 - **Decodes** it (figure out what it does)
 - **Reads** its **inputs** (registers & memory)
 - **Executes** it (adds, multiply, etc.)
 - Write its outputs (registers & memory)
 - Next insn (adjust the program counter)
- Program is just "data in memory"
 - Makes computers programmable ("universal")

Role of the Compiler

Compiler Optimizations

- Primarily goal: reduce instruction count
 - Eliminate redundant computation, keep more things in registers + Registers are faster, fewer loads/stores
 - An ISA can make this difficult by having too few registers
- But also...
 - Reduce branches and jumps (later)
 - Reduce cache misses (later)
 - Reduce dependences between nearby insns (later)
 - An ISA can make this difficult by having implicit dependences
- How effective are these?
 - + Can give 4X performance over unoptimized code
 - Collective wisdom of 40 years ("Proebsting's Law"): 4% per year
 - + Allows higher-level languages to perform adequately (Javascript)

Compiler Optimization Example (LC4)

```
;; temp = *first
LDR R7, R5, #2 ; R7=first
LDR R4, R7, #0
STR R4, R5, #-1
;; *first = *second
LDR R3, R5, #3 ; R3=second
LDR R2, R3, #0
LDR R7, R5, #2 ; redundant
STR R2, R7, #0
;; *second = temp
LDR R4, R5, #-1
LDR R3, R5, #3 ; redundant
STR R4, R3, #0
```

;; temp = *first LDR R7, R5, #2 LDR R4, R7, #0 STR R4, R5, #-1 ; unneeded ;; *first = *second LDR R3, R5, #3 LDR R2, R3, #0 STR R2, R7, #0 ;; *second = temp LDR R4, R5, #-1 ; unneeded STR R4, R3, #0

• Left: common sub-expression elimination

- Remove calculations whose results are already in some register
- Right: register allocation

• Keep temporary in register across statements, avoid stack spill/fill CIS 501: Comp. Arch. | Prof. Milo Martin | ISAs & Single Cycle 16

What is an ISA?

What Is An ISA?

• ISA (instruction set architecture)

- A well-defined hardware/software interface
- The "contract" between software and hardware
 - Functional definition of storage locations & operations
 - Storage locations: registers, memory
 - Operations: add, multiply, branch, load, store, etc
 - Precise description of how to invoke & access them
- Not in the "contract": non-functional aspects
 - How operations are implemented
 - Which operations are fast and which are slow and when
 - Which operations take more power and which take less
- Instructions
 - Bit-patterns hardware interprets as commands

• Instruction → Insn (instruction is too long to write in slides) CIS 501: Comp. Arch. | Prof. Milo Martin | ISAs & Single Cycle

A Language Analogy for ISAs

- Communication
 - Person-to-person \rightarrow software-to-hardware
- Similar structure
 - Narrative \rightarrow program
 - Sentence \rightarrow insn
 - Verb \rightarrow operation (add, multiply, load, branch)
 - Noun \rightarrow data item (immediate, register value, memory value)
 - Adjective \rightarrow addressing mode
- Many different languages, many different ISAs
 - Similar basic structure, details differ (sometimes greatly)
- Key differences between languages and ISAs
 - Languages evolve organically, many ambiguities, inconsistencies
 - ISAs are explicitly engineered and extended, unambiguous

LC4 vs Real ISAs

- LC4 has the basic features of a real-world ISAs
 - ± LC4 lacks a good bit of realism
 - Address size is only 16 bits
 - Only one data type (16-bit signed integer)
 - Little support for system software, none for multiprocessing (later)
- Many real-world ISAs to choose from:
 - Intel x86 (laptops, desktop, and servers)
 - MIPS (used throughout in book)
 - ARM (in all your mobile phones)
 - PowerPC (servers & game consoles)
 - SPARC (servers)
 - Intel's Itanium
 - Historical: IBM 370, VAX, Alpha, PA-RISC, 68k, ...

Some Key Attributes of ISAs

- Instruction encoding
 - Fixed length (16-bit for LC4, 32-bit for MIPS & ARM)
 - Variable length (1 byte to 16 bytes, average of ~3 bytes)
- Number and type of registers
 - LC-4 has 8 registers
 - MIPS has 32 "integer" registers and 32 "floating point" registers
 - ARM & x86 both have 16 "integer" regs and 16 "floating point" regs
- Address space
 - LC4: 16-bit addresses at 16-bit granularity (128KB total)
 - ARM: 32-bit addresses at 8-bit granularly (4GB total)
 - Modern x86 and future "ARM64": 64-bit addresses (16 exabytes!)
- Memory addressing modes
 - MIPS & LC4: address calculated by "reg+offset"
 - x86 and others have much more complicated addressing modes

ISA Code Examples

Array Sum Loop: LC4


.DATA array .BLKW #100 .FILL #0 sum .CODE .FALIGN array sum CONST R5, #0 LEA R1, array LEA R2, sum L1 LDR R3, R1, #0 LDR R4, R2, #0 ADD R4, R3, R4 STR R4, R2, #0 ADD R1, R1, #1 ADD R5, R5, #1 CMPI R5, #100 BRn L1

```
int array[100];
int sum;
void array_sum() {
   for (int i=0; i<100;i++)
    {
      sum += array[i];
   }
}
```


Array Sum Loop: LC4 → MIPS

.DATA	.data	MIPS (right) similar to LC4
array .BLKW #100	array: .space 100	
sum .FILL #0	sum: .word 0	
. CODE		
.FALIGN	.text	
array_sum	array_sum:	Syntactic differences:
CONST R5, #0	li \$5, O	register names begin with \$
LEA R1, array	la \$1, array	immediates are un-prefixed
LEA R2, sum	la \$2, sum	
L1	L1:	Only simple addressing modes
LDR R3, R1, #0	lw \$3, 0(\$1)	syntax: displacement(reg)
LDR R4, R2, #0	lw \$4, O(\$2)	
ADD R4, R3, R4	add \$4, \$3, \$4	
STR R4, R2, #0	sw \$4, 0(\$2) K	
ADD R1, R1, #1	addi \$1, \$1, 1	
ADD R5, R5, #1	addi \$5, \$5, 1	
CMPI R5, #100	li \$6, 100	Left-most register is generally
BRn L1	blt \$5, \$6, L1	destination register
CIS 501: Comp. Arch. Prof. Mil	o Martin ISAs & Single Cycle	e 24

Array Sum Loop: LC4 → x86




x86 Operand Model




Implementing an ISA

Implementing an ISA




- **Datapath**: performs computation (registers, ALUs, etc.)
 - ISA specific: can implement every insn (single-cycle: in one pass!)
- Control: determines which computation is performed
 - Routes data through datapath (which regs, which ALU op)
- Fetch: get insn, translate opcode into control
- Fetch → Decode → Execute "cycle"


Two Types of Components



- **Purely combinational**: stateless computation
 - ALUs, muxes, control
 - Arbitrary Boolean functions
- **Combinational/sequential**: storage
 - PC, insn/data memories, register file
 - Internally contain some combinational components


Example Datapath





MIPS Datapath

Unified vs Split Memory Architecture



- **Unified architecture**: unified insn/data memory
- "Harvard" architecture: split insn/data memories


Datapath for MIPS ISA

- MIPS: 32-bit instructions, registers are \$0, \$2... \$31
- Consider only the following instructions

add \$1,\$2,\$3	\$1 = \$2 + \$3	(add)			
addi \$1,\$2,3	\$1 = \$2 + 3	(add immed)			
lw \$1,4(\$3)	1 = Memory[4+3]	(load)			
sw \$1,4(\$3)	Memory[4+\$3] = \$1	(store)			
<pre>beq \$1,\$2,PC_relative_target (branch equal)</pre>					
j absolute_target	(unconditiona	al jump)			


- Why only these?
 - Most other instructions are the same from datapath viewpoint
 - The one's that aren't are left for you to figure out

Start With Fetch



- PC and instruction memory (split insn/data architecture, for now)
- A +4 incrementer computes default next instruction PC
- How would Verilog for this look given insn memory as interface?

First Instruction: add




- Add register file
- Add arithmetic/logical unit (ALU)

Wire Select in Verilog

 How to rip out individual fields of an insn? Wire select wire [31:0] insn; wire [5:0] op = insn[31:26]; wire [4:0] rs = insn[25:21]; wire [4:0] rt = insn[20:16]; wire [4:0] rd = insn[15:11]; wire [4:0] sh = insn[10:6]; wire [5:0] func = insn[5:0];



Second Instruction: addi




- Destination register can now be either Rd or Rt
- Add sign extension unit and mux into second ALU input

Verilog Wire Concatenation

- Recall two Verilog constructs
 - Wire concatenation: {bus0, bus1, ..., busn}
 - Wire repeat: {repeat_x_times{w0}}
- How do you specify sign extension? Wire concatenation
 wire [31:0] insn;
 wire [15:0] imm16 = insn[15:0];
 wire [31:0] sximm16 = {{16{imm16[15]}}, imm16};


I-type Op(6) Rs(5) Rt(5) Immed(16)

Third Instruction: Iw




- Add data memory, address is ALU output
- Add register write data mux to select memory output or ALU output

Fourth Instruction: **sw**



• Add path from second input register to data memory data input

Fifth Instruction: **beq**




- Add left shift unit and adder to compute PC-relative branch target
- Add PC input mux to select PC+4 or branch target

Another Use of Wire Concatenation

- How do you do <<2? **Wire concatenation**
 - wire [31:0] insn; wire [25:0] imm26 = insn[25:0] wire [31:0] imm26_shifted_by_2 = {4'b0000, imm26, 2'b00};




Sixth Instruction: j



- Add shifter to compute left shift of 26-bit immediate
- Add additional PC input mux for jump target


MIPS Control

What Is Control?




- 9 signals control flow of data through this datapath
 - MUX selectors, or register/memory write enable signals
 - A real datapath has 300-500 control signals

Example: Control for add




Example: Control for sw




- Difference between **sw** and **add** is 5 signals
 - 3 if you don't count the X (don't care) signals

Example: Control for beq



• Difference between sw and beq is only 4 signals

How Is Control Implemented?




Implementing Control

- Each instruction has a unique set of control signals
 - Most are function of opcode
 - Some may be encoded in the instruction itself
 - E.g., the ALUop signal is some portion of the MIPS Func field
 - + Simplifies controller implementation
 - Requires careful ISA design


Control Implementation: ROM

- **ROM (read only memory)**: like a RAM but unwritable
 - Bits in data words are control signals
 - Lines indexed by opcode
 - Example: ROM control for 6-insn MIPS datapath
 - X is "don't care"



Control Implementation: Logic

- Real machines have 100+ insns 300+ control signals
 - 30,000+ control bits (~4KB)
 - Not huge, but hard to make faster than datapath (important!)
- Alternative: logic gates or "random logic" (unstructured)
 - Exploits the observation: many signals have few 1s or few 0s
 - Example: random logic control for 6-insn MIPS datapath




Control Logic in Verilog

```
wire [31:0] insn;
   wire [5:0] func = insn[5:0]
   wire [5:0] opcode = insn[31:26];
   wire is_add = ((opcode == 6'h00) & (func == 6'h20));
   wire is addi = (opcode == 6'hOF);
   wire is lw = (opcode == 6'h23);
   wire is sw = (opcode == 6'h2A);
   wire ALUinB = is addi | is lw | is sw;
   wire Rwe = is add | is addi | is lw;
   wire Rwd = is lw;
                                  add
                                  addi
   wire Rdst = ~is_add;
   wire DMwe = is sw;
                                  W
                           opcode
                                  SW
                                     DMwe
                                             Rwe Rwd Rdst ALUinB
CIS 501: Comp. Arch. | Prof. Milo Martin | ISAs & Single Cycle
                                                              54
```

Datapath Storage Elements


Register File



- **Register file**: M N-bit storage words
 - Multiplexed input/output: data buses write/read "random" word
- "Port": set of buses for accessing a random word in array
 - Data bus (N-bits) + address bus (log₂M-bits) + optional WE bit
 - P ports = P parallel and independent accesses
- MIPS integer register file
 - 32 32-bit words, two read ports + one write port (why?)

Decoder

- **Decoder:** converts binary integer to "1-hot" representation
 - Binary representation of 0...2^N-1: N bits
 - 1 hot representation of 0...2^N-1: 2^N bits
 - J represented as Jth bit 1, all other bits zero
 - Example below: 2-to-4 decoder



Decoder in Verilog (1 of 2)

```
module decoder_2_to_4 (binary_in, onehot_out);
input [1:0] binary_in;
output [3:0] onehot_out;
assign onehot_out[0] = (~binary_in[0] & ~binary_in[1]);
assign onehot_out[1] = (~binary_in[0] & binary_in[1]);
assign onehot_out[2] = (binary_in[0] & ~binary_in[1]);
assign onehot_out[3] = (binary_in[0] & binary_in[1]);
endmodule
```

• Is there a simpler way?

Decoder in Verilog (2 of 2)

```
module decoder_2_to_4 (binary_in, onehot_out);
input [1:0] binary_in;
output [3:0] onehot_out;
assign onehot_out[0] = (binary_in == 2'd0);
assign onehot_out[1] = (binary_in == 2'd1);
assign onehot_out[2] = (binary_in == 2'd2);
assign onehot_out[3] = (binary_in == 2'd3);
endmodule
```


- How is "a == b" implemented for vectors?
 - (a ^ b) (this is an "and" reduction of bitwise "a xor b")
 - When one of the inputs to "==" is a constant
 - Simplifies to simpler inverter on bits with "one" in constant
 - Exactly what was on previous slide!

Register File Interface




- Inputs:
 - RS1, RS2 (reg. sources to read), RD (reg. destination to write)
 - WE (write enable), RDestVal (value to write)
- Outputs: RSrc1Val, RSrc2Val (value of RS1 & RS2 registers) CIS 501: Comp. Arch. | Prof. Milo Martin | ISAs & Single Cycle

Register File: Four Registers




• Register file with four registers

Add a Read Port




- Output of each register into 4to1 mux (RSrc1Val)
 - RS1 is select input of RSrc1Val mux

Add Another Read Port



- Output of each register into another 4to1 mux (RSrc2Val)
 - RS2 is select input of RSrc2Val mux

Add a Write Port



- Input RegDestVal into each register
 - Enable only one register's WE: (Decoded RD) & (WE)
- What if we needed two write ports?

Register File Interface (Verilog)

```
module regfile4(rs1, rs1val, rs2, rs2val, rd, rdval, we, rst, clk);
parameter n = 1;
input [1:0] rs1, rs2, rd;
input we, rst, clk;
input [n-1:0] rdval;
output [n-1:0] rs1val, rs2val;
...
```

endmodule

- Building block modules:
 - module register (out, in, wen, rst, clk);
 - module decoder_2_to_4 (binary_in, onehot_out)
 - module Nbit_mux4to1 (sel, a, b, c, d, out);

Register File Interface (Verilog)

module regfile4(rs1, rs1val, rs2, rs2val, rd, rdval, we, rst, clk); input [1:0] rs1, rs2, rd; input we, rst, clk; input [15:0] rdval; output [15:0] rs1val, rs2val;

endmodule

• Warning: this code not tested, may contain typos, do not blindly trust!

[intentionally blank]

[intentionally blank]

Register File Interface (Verilog)

```
module regfile4(rs1, rs1val, rs2, rs2val, rd, rdval, we, rst, clk);
parameter n = 1;
input [1:0] rs1, rs2, rd;
input we, rst, clk;
input [n-1:0] rdval;
output [n-1:0] rs1val, rs2val;
```

endmodule

• Warning: this code not tested, may contain typos, do not blindly trust!

Register File: Four Registers (Verilog)

```
module regfile4(rs1, rs1val, rs2, rs2val, rd, rdval, we, rst, clk);
parameter n = 1;
input [1:0] rs1, rs2, rd;
input we, rst, clk;
input [n-1:0] rdval;
output [n-1:0] rs1val, rs2val;
wire [n-1:0] r0v, r1v, r2v, r3v;
Nbit_reg #(n) r0 (r0v, , , , rst, clk);
Nbit_reg #(n) r1 (r1v, , , , rst, clk);
Nbit reg #(n) r2 (r2v, , , , rst, clk);
```

```
Nbit_reg #(n) r3 (r3v, , , rst, clk);
```

endmodule

• Warning: this code not tested, may contain typos, do not blindly trust!

Add a Read Port (Verilog)

```
module reqfile4(rs1, rs1val, rs2, rs2val, rd, rdval, we, rst, clk);
 parameter n = 1;
  input [1:0] rs1, rs2, rd;
  input we, rst, clk;
  input [n-1:0] rdval;
 output [n-1:0] rs1val, rs2val;
 wire [n-1:0] r0v, r1v, r2v, r3v;
 Nbit reg \#(n) r0 (r0v,
                                              , rst, clk);
                          1
 Nbit reg #(n) r1 (r1v, ,
                                           , rst, clk);
 Nbit reg #(n) r2 (r2v, ,
                                               , rst, clk);
 Nbit reg #(n) r3 (r3v, ,
                                                , rst, clk);
 Nbit mux4to1 \#(n) mux1 (rs1, r0v, r1v, r2v, r3v, rs1val);
```

endmodule

• Warning: this code not tested, may contain typos, do not blindly trust!

Add Another Read Port (Verilog)

```
module reqfile4(rs1, rs1val, rs2, rs2val, rd, rdval, we, rst, clk);
 parameter n = 1;
  input [1:0] rs1, rs2, rd;
  input we, rst, clk;
  input [n-1:0] rdval;
 output [n-1:0] rs1val, rs2val;
 wire [n-1:0] r0v, r1v, r2v, r3v;
 Nbit req \#(n) r0 (r0v,
                                              , rst, clk);
                          ,
 Nbit reg #(n) r1 (r1v, ,
                                            , rst, clk);
 Nbit reg #(n) r2 (r2v, ,
                                                , rst, clk);
 Nbit reg #(n) r3 (r3v, ,
                                                , rst, clk);
 Nbit mux4to1 \#(n) mux1 (rs1, r0v, r1v, r2v, r3v, rs1val);
 Nbit mux4to1 #(n) mux2 (rs2, r0v, r1v, r2v, r3v, rs2val);
endmodule
```

• Warning: this code not tested, may contain typos, do not blindly trust!

Add a Write Port (Verilog)

```
module reqfile4(rs1, rs1val, rs2, rs2val, rd, rdval, we, rst, clk);
 parameter n = 1;
  input [1:0] rs1, rs2, rd;
  input we, rst, clk;
  input [n-1:0] rdval;
  output [n-1:0] rs1val, rs2val;
 wire [n-1:0] r0v, r1v, r2v, r3v;
 wire [3:0] rd select;
 decoder 2 to 4 dec (rd, rd select);
 Nbit req #(n) r0 (r0v, rdval, rd select[0] & we, rst, clk);
 Nbit reg #(n) r1 (r1v, rdval, rd select[1] & we, rst, clk);
 Nbit reg #(n) r2 (r2v, rdval, rd select[2] & we, rst, clk);
 Nbit req #(n) r3 (r3v, rdval, rd select[3] & we, rst, clk);
 Nbit mux4to1 \#(n) mux1 (rs1, r0v, r1v, r2v, r3v, rs1val);
 Nbit mux4to1 #(n) mux2 (rs2, r0v, r1v, r2v, r3v, rs2val);
endmodule
```

• Warning: this code not tested, may contain typos, do not blindly trust!


Final Register File (Verilog)

```
module regfile4(rs1, rs1val, rs2, rs2val, rd, rdval, we, rst, clk);
parameter n = 1;
input [1:0] rs1, rs2, rd;
input we, rst, clk;
input [n-1:0] rdval;
output [n-1:0] rs1val, rs2val;
wire [n-1:0] r0v, r1v, r2v, r3v;
```

```
Nbit_reg #(n) r0 (r0v, rdval, (rd == 2`d0) & we, rst, clk);
Nbit_reg #(n) r1 (r1v, rdval, (rd == 2`d1) & we, rst, clk);
Nbit_reg #(n) r2 (r2v, rdval, (rd == 2`d2) & we, rst, clk);
Nbit_reg #(n) r3 (r3v, rdval, (rd == 2`d3) & we, rst, clk);
Nbit_mux4to1 #(n) mux1 (rs1, r0v, r1v, r2v, r3v, rs1val);
Nbit_mux4to1 #(n) mux2 (rs2, r0v, r1v, r2v, r3v, rs2val);
endmodule
```

• Warning: this code not tested, may contain typos, do not blindly trust!


Another Useful Component: Memory



- Register file: M N-bit storage words
 - Few words (< 256), many ports, dedicated read and write ports
- **Memory**: M N-bit storage words, yet not a register file
 - Many words (> 1024), few ports (1, 2), shared read/write ports
- Leads to different implementation choices
 - Lots of circuit tricks and such
 - Larger memories typically only 6 transistors per bit
- In Verilog? We'll give you the code for large memories


Single-Cycle Performance

Single-Cycle Datapath Performance




- One cycle per instruction (CPI)
- Clock cycle time proportional to worst-case logic delay
 - In this datapath: insn fetch, decode, register read, ALU, data memory access, write register
 - Can we do better?

Foreshadowing: Pipelined Datapath



- Split datapath into multiple stages
 - Assembly line analogy
 - 5 stages results in up to 5x clock & performance improvement

Summary



- Overview of ISAs
- Datapath storage elements
- MIPS Datapath
- MIPS Control