This Unit: Caches

- Basic memory hierarchy concepts
  - Speed vs capacity

- Caches

- Later
  - Virtual memory

Readings

- P&H
  - 5.1-5.3, 5.5

As you’re getting settled...

- What is a “hash table”?
  - What is it used for?
  - How does it work?

- Short answer:
  - Maps a "key" to a "value"
    - Constant time lookup/insert
  - Have a table of some size, say N, of "buckets"
  - Take a "key" value, apply a hash function to it
  - Insert and lookup a "key" at "hash(key) modulo N"
    - Need to store the "key" and "value" in each bucket
    - Need to check to make sure the "key" matches
    - Need to handle conflicts/overflows somehow (chaining, re-hashing)
Motivation

- Processor can compute only as fast as memory
  - A 3GHz processor can execute an "add" operation in 0.33ns
  - Today's "Main memory" latency is more than 33ns
  - Naïve implementation: loads/stores can be 100x slower than other operations

- Unobtainable goal:
  - Memory that operates at processor speeds
  - Memory as large as needed for all running programs
  - Memory that is cost effective

- Can't achieve all of these goals at once
  - Example: latency of an SRAM is at least: \( \sqrt{\text{number of bits}} \)

Recall: Binary Tree Performance vs Size

Average Instructions per Lookup

What is going on here?

So number of instructions isn't the problem
Memories (SRAM & DRAM)

Types of Memory

- **Static RAM (SRAM)**
  - 6 or 8 transistors per bit
  - Two inverters (4 transistors) plus other transistors for off/on
  - Optimized for speed (first) and density (second)
  - Fast (sub-nanosecond latencies for small SRAM)
    - Speed proportional to its area
    - Mixes well with standard processor logic

- **Dynamic RAM (DRAM)**
  - 1 transistor + 1 capacitor per bit
  - Optimized for density (in terms of cost per bit)
  - Slow (>40ns internal access, ~100ns pin-to-pin)
  - Different fabrication steps (does not mix well with logic)

- Nonvolatile storage: Magnetic disk, Flash RAM

SRAM Circuit Implementation

- **SRAM:**
  - Six transistors (6T) cells
  - 4 for the cross-coupled inverters
  - 2 access transistors
  - “Static”
    - Cross-coupled inverters hold state
  - To read
    - Equalize (pre-charge to 0.5), swing, amplify
  - To write
    - Overwhelm

DRAM

- **DRAM:** dynamic RAM
  - Bits as capacitors
  - Transistors as ports
  - “1T” cells: one access transistor per bit
  - “Dynamic” means
    - Capacitors not connected to pwr/gnd
    - Stored charge decays over time
    - Must be explicitly refreshed
  - Designed for density
    - ~6–8X denser than SRAM
    - But slower too
DRAM: Capacitor Storage

- DRAM process
  - Same basic materials/steps as CMOS
  - But optimized for DRAM

- Trench capacitors
  - Conductor in insulated trenches
    - Stores charge (or lack of charge)
    - Stored charge leaks over time

- IBM’s “embedded” (on-chip) DRAM
  - Fabricate processors with some DRAM
  - Denser than on-chip SRAM
  - Slower than on-chip SRAM
  - More processing steps (more $$$)

DRAM Operation

- Read: similar to SRAM read
  - Phase I: pre-charge bitlines to 0.5V
  - Phase II: decode address, enable wordline
    - Capacitor swings bitline voltage up or down
    - Sense-amplifier interprets swing as 1 or 0
      - **Destructive read**: word bits now discharged
        - Write the big immediately after reading it

- Write: similar to SRAM writes
  - Phase I: decode address, enable wordline
  - Phase II: enable bitlines
    - High bitlines charge corresponding capacitors
    - What about **leakage over time**?
      - Refresh (read/write) each bit every ~10ms or so

Memory & Storage Technologies

- **Latency**
  - SRAM: <1 to 2ns (on chip)
  - DRAM: ~50ns – 100x or more slower than SRAM
  - Flash: 75,000ns (75 microseconds) – 1500x vs. DRAM
  - Disk: 10,000,000ns (10ms) – 133x vs Flash (200,000x vs DRAM)

- **Bandwidth**
  - SRAM: 300GB/sec (e.g., 12-port 8-byte register file @ 3Ghz)
  - DRAM: ~25GB/s
  - Flash: 0.25GB/s (250MB/s), 100x less than DRAM
  - Disk: 0.1 GB/s (100MB/s), 250x vs DRAM, **sequential** access only

- **Cost** - what can $200 buy today (2009)?
  - SRAM: 16MB
  - DRAM: 4,000MB (4GB) – 250x cheaper than SRAM
  - Flash: 64,000MB (64GB) – 16x cheaper than DRAM
  - Disk: 2,000,000MB (2TB) – 32x vs. Flash (512x vs. DRAM)

Memory Technology Trends
The “Memory Wall”

- Processors are getting faster more quickly than memory (note log scale)
  - Processor speed improvement: 35% to 55%
  - Memory latency improvement: 7%

Known From the Beginning

“Ideally, one would desire an infinitely large memory capacity such that any particular word would be immediately available ... We are forced to recognize the possibility of constructing a hierarchy of memories, each of which has a greater capacity than the preceding but which is less quickly accessible.”

Burks, Goldstine, VonNeumann
“Preliminary discussion of the logical design of an electronic computing instrument”
IAS memo 1946

Locality to the Rescue

- **Locality of memory references**
  - Property of real programs, few exceptions
  - Books and library analogy

- **Temporal locality**
  - Recently referenced data is likely to be referenced again soon
  - **Reactive**: cache recently used data in small, fast memory

- **Spatial locality**
  - More likely to reference data near recently referenced data
  - **Proactive**: fetch data in large chunks to include nearby data

- Holds for data and instructions
Library Analogy

- Consider books in a library
- Library has lots of books, but it is slow to access
  - Far away (time to walk to the library)
  - Big (time to walk within the library)
- How can you avoid these latencies?
  - Check out books, take them home with you
  - Put them on desk, on bookshelf, etc.
  - But desks & bookshelves have limited capacity
    - Keep recently used books around (temporal locality)
    - Grab books on related topic at the same time (spatial locality)
    - Guess what books you’ll need in the future (prefetching)

Exploiting Locality: Memory Hierarchy

- Hierarchy of memory components
  - Upper components
    - Fast ↔ Small ↔ Expensive
  - Lower components
    - Slow ↔ Big ↔ Cheap
- Connected by “buses”
  - Which also have latency and bandwidth issues
- Most frequently accessed data in M1
  - M1 + next most frequently accessed in M2, etc.
  - Move data up-down hierarchy
- Optimize average access time
  - \( \text{latency}_{\text{avg}} = \text{latency}_{\text{hit}} + \%_{\text{miss}} \times \text{latency}_{\text{miss}} \)
  - Attack each component.

Concrete Memory Hierarchy

- 0th level: **Registers**
- 1st level: **Primary caches**
  - Split instruction (I$) and data (D$)
  - Typically 8KB to 64KB each
- 2nd level: **Second-level cache** (L2$)
  - On-chip, certainly on-package (with CPU)
  - Made of SRAM (same circuit type as CPU)
  - Typically 512KB to 16MB
- 3rd level: **main memory**
  - Made of DRAM (“Dynamic” RAM)
  - Typically 1GB to 4GB for desktops/laptops
  - Servers can have 100s of GB
- 4th level: **disk (swap and files)**
  - Uses magnetic disks or flash drives
Evolution of Cache Hierarchies

Intel 486

- Chips today are 30–70% cache by area

Intel Core i7 (quad core)

This Unit: Caches

- “Cache”: hardware managed
  - Hardware automatically retrieves missing data
  - Built from fast SRAM, usually on-chip today
  - In contrast to off-chip, DRAM “main memory”

- Cache organization
  - ABC
  - Miss classification

- Some example performance calculations

Looking forward: Memory and Disk

- Main memory
  - DRAM-based memory systems
  - Virtual memory

- Disks and Storage
  - Properties of disks
  - Disk arrays (for performance and reliability)

Cache Basics
**Logical Cache Organization**

- **Cache is a hardware hashtable**
  - The setup
    - 32-bit ISA → 4B words/addresses, \(2^{32}\) B address space
  - Logical cache organization
    - 4KB, organized as 1K 4B blocks
    - Each block can hold one word
  - Physical cache implementation
    - 1K (1024 bit) by 4B (32 bit) SRAM
    - Called **data array**
    - 10-bit address input
    - 32-bit data input/output

**Looking Up A Block**

- Q: which 10 of the 32 address bits to use?
- A: bits \([11:2]\)
  - 2 least significant (LS) bits \([1:0]\) are the **offset bits**
    - Locate byte within word
    - Don't need these to locate word
  - Next 10 LS bits \([11:2]\) are the **index bits**
    - These locate the word
    - Nothing says index must be these bits
    - But these work best in practice
    - Why? (think about it)

**Knowing that You Found It**

- Each cache row corresponds to \(2^{20}\) blocks
  - How to know which if any is currently there?
  - Tag each cache word with remaining address bits \([31:12]\)
- Build separate and parallel **tag array**
  - 1K by 21-bit SRAM
  - 20-bit (next slide) tag + 1 valid bit
- Lookup algorithm
  - Read tag indicated by index bits
  - If tag matches & valid bit set:
    - then: Hit → data is good
    - else: Miss → data is garbage, wait...

**A Concrete Example**

- Lookup address \(x000C14B8\)
  - Index = \(addr[11:2] = (addr >> 2) \& x7FF = x12E\)
  - Tag = \(addr[31:12] = (addr >> 12) = x000C\)
A Concrete Example

- Lookup address: x000C14B8
  0000 0000 0000 1100 0001 0100 1011 1000
  - 10-bit Index = addr [11:2] = 0100101110
  - 20-bit Tag = addr [31:12] = 0000 0000 0000 1100 0001

Tag Overhead

- "4KB cache" means cache holds 4KB of data (capacity)
  - Tag storage is considered overhead
    - Valid bit usually not counted
    - Tag overhead = tag size / data size
- 4KB cache with 4B blocks?
  - 4B blocks → 2-bit offset
  - 4KB cache / 4B blocks → 1024 blocks → 10-bit index
  - 32-bit address – 2-bit offset – 10-bit index = 20-bit tag
  - 20-bit tag / 32-bit block = 63% overhead
  - 64-bit addresses? 52-bit tag = 163% overhead
- By the way: tags are not optional on caches
  - Predictors can be tagged or not: its "data" is used as a prediction
  - No way to "check" cache data other than with tag

Handling a Cache Miss

- What if requested data isn’t in the cache?
  - How does it get in there?
- Cache controller:
  - Finite state machine
  - Remembers miss address
  - Pings next level of memory
  - Waits for response
  - Writes data/tag into proper locations
- All of this happens on the fill path
- Sometimes called backside

Cache Misses and Pipeline Stalls

- I$ and D$ misses stall pipeline just like data hazards
  - Stall logic driven by miss signal
    - Cache "logically" re-evaluates hit/miss every cycle
    - Block is filled → miss signal de-asserts → pipeline restarts
Cache Performance Equation

- For a cache
  - **Access**: read or write to cache
  - **Hit**: desired data found in cache
  - **Miss**: desired data not found in cache
    - Must get from another component
    - No notion of “miss” in register file
  - **Fill**: action of placing data into cache

- %miss (miss-rate): #misses / #accesses
- $t_{\text{hit}}$: time to read data from (write data to) cache
- $t_{\text{miss}}$: time to read data into cache

- Performance metric: average access time
  \[ t_{\text{avg}} = t_{\text{hit}} + (\%\text{miss} \times t_{\text{miss}}) \]

CPI Calculation with Cache Misses

- **Parameters**
  - Simple pipeline with base CPI of 1
  - Instruction mix: 30% loads/stores
  - I$: $\%_{\text{miss}} = 2\%$, $t_{\text{miss}} = 10$ cycles
  - D$: $\%_{\text{miss}} = 10\%$, $t_{\text{miss}} = 10$ cycles

- **What is new CPI?**
  \[ \text{CPI}_{\text{I$}} = \%_{\text{miss}_{\text{I$}}} \times t_{\text{miss}} = 0.02 \times 10 \text{ cycles} = 0.2 \text{ cycle} \]
  \[ \text{CPI}_{\text{D$}} = \%_{\text{load/store}} \times \%_{\text{miss}_{\text{D$}}} \times t_{\text{miss}_{\text{D$}}} = 0.3 \times 0.1 \times 10 \text{ cycles} = 0.3 \text{ cycle} \]
  \[ \text{CPI}_{\text{new}} = \text{CPI}_{\text{I$}} + \text{CPI}_{\text{D$}} + \text{CPI}_{\text{D$}} = 1 + 0.2 + 0.3 = 1.5 \]

Measuring Cache Performance

- Ultimate metric is $t_{\text{avg}}$
  - Cache capacity and circuits roughly determines $t_{\text{hit}}$
  - Lower-level memory structures determine $t_{\text{miss}}$
  - Measure $\%_{\text{miss}}$
    - Hardware performance counters
    - Simulation

Cache Examples

- 4-bit addresses → 16B memory
  - Simpler cache diagrams than 32-bits
- 8B cache, 2B blocks
  - Figure out number of sets: 4 (capacity / block-size)
  - Figure out how address splits into offset/index/tag bits
    - Offset: least-significant $\log_2(\text{block-size}) = \log_2(2) = 1 \rightarrow \text{0000}$
    - Index: next $\log_2(\text{number-of-sets}) = \log_2(4) = 2 \rightarrow \text{0000}$
    - Tag: rest $= 4 - 1 - 2 = 1 \rightarrow \text{0000}$
### 4-bit Address, 8B Cache, 2B Blocks

<table>
<thead>
<tr>
<th>Set</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>A</td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>B</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>C</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>D</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>E</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>F</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>G</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>H</td>
</tr>
</tbody>
</table>

Main memory

```
Load: 1110 Miss
```

### Capacity and Performance

- Simplest way to reduce \( \%_{\text{miss}} \): increase capacity
  + Miss rate decreases monotonically
  - “Working set”: insns/data program is actively using
- Diminishing returns
  - However \( t_{\text{hit}} \) increases
  - Latency proportional to \( \sqrt{\text{capacity}} \)
- \( t_{\text{avg}} ? \)

- Given capacity, manipulate \( \%_{\text{miss}} \) by changing **organization**

![Graph showing capacity and \%miss](image)
Block Size

- Given capacity, manipulate $\%_{\text{miss}}$ by changing organization
- One option: increase block size
  - Exploit spatial locality
  - Notice index/offset bits change
  - Tag remain the same
- Ramifications
  + Reduce $\%_{\text{miss}}$ (up to a point)
  + Reduce tag overhead (why?)
    - Potentially useless data transfer
    - Premature replacement of useful data
    - Fragmentation

Block Size and Tag Overhead

- 4KB cache with 1024 4B blocks?
  - 4B blocks → 2-bit offset, 1024 frames → 10-bit index
  - 32-bit address − 2-bit offset − 10-bit index = 20-bit tag
  - 20-bit tag / 32-bit block = 63% overhead

- 4KB cache with 512 8B blocks
  - 8B blocks → 3-bit offset, 512 frames → 9-bit index
  - 32-bit address − 3-bit offset − 9-bit index = 20-bit tag
  - **20-bit tag / 64-bit block = 32% overhead**
  - Notice: tag size is same, but data size is twice as big

- A realistic example: 64KB cache with 64B blocks
  - 16-bit tag / 512-bit block = \~ 2% overhead

4-bit Address, 8B Cache, 4B Blocks

<table>
<thead>
<tr>
<th></th>
<th>Main memory</th>
<th>Set</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>A</td>
<td>00</td>
<td>01</td>
<td>A B C D</td>
</tr>
<tr>
<td>0001</td>
<td>B</td>
<td>00</td>
<td>01</td>
<td>E F G H</td>
</tr>
<tr>
<td>0010</td>
<td>C</td>
<td>01</td>
<td>01</td>
<td>A B C D</td>
</tr>
<tr>
<td>0011</td>
<td>D</td>
<td>01</td>
<td>01</td>
<td>E F G H</td>
</tr>
<tr>
<td>0100</td>
<td>E</td>
<td>00</td>
<td>00</td>
<td>M N P Q</td>
</tr>
<tr>
<td>0101</td>
<td>F</td>
<td>01</td>
<td>00</td>
<td>M N P Q</td>
</tr>
<tr>
<td>0110</td>
<td>G</td>
<td>00</td>
<td>01</td>
<td>A B C D</td>
</tr>
<tr>
<td>0111</td>
<td>H</td>
<td>01</td>
<td>01</td>
<td>E F G H</td>
</tr>
<tr>
<td>1000</td>
<td>I</td>
<td>00</td>
<td>01</td>
<td>A B C D</td>
</tr>
<tr>
<td>1001</td>
<td>J</td>
<td>01</td>
<td>01</td>
<td>E F G H</td>
</tr>
<tr>
<td>1010</td>
<td>K</td>
<td>00</td>
<td>00</td>
<td>M N P Q</td>
</tr>
<tr>
<td>1011</td>
<td>L</td>
<td>01</td>
<td>00</td>
<td>M N P Q</td>
</tr>
<tr>
<td>1100</td>
<td>M</td>
<td>00</td>
<td>01</td>
<td>A B C D</td>
</tr>
<tr>
<td>1101</td>
<td>N</td>
<td>01</td>
<td>01</td>
<td>E F G H</td>
</tr>
<tr>
<td>1110</td>
<td>P</td>
<td>00</td>
<td>00</td>
<td>M N P Q</td>
</tr>
<tr>
<td>1111</td>
<td>Q</td>
<td>01</td>
<td>00</td>
<td>M N P Q</td>
</tr>
</tbody>
</table>

Data

4-bit Address, 8B Cache, 4B Blocks

<table>
<thead>
<tr>
<th></th>
<th>Main memory</th>
<th>Set</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>A</td>
<td>00</td>
<td>01</td>
<td>A B C D</td>
</tr>
<tr>
<td>0001</td>
<td>B</td>
<td>00</td>
<td>01</td>
<td>E F G H</td>
</tr>
<tr>
<td>0010</td>
<td>C</td>
<td>01</td>
<td>01</td>
<td>A B C D</td>
</tr>
<tr>
<td>0011</td>
<td>D</td>
<td>01</td>
<td>01</td>
<td>E F G H</td>
</tr>
<tr>
<td>0100</td>
<td>E</td>
<td>00</td>
<td>00</td>
<td>M N P Q</td>
</tr>
<tr>
<td>0101</td>
<td>F</td>
<td>01</td>
<td>00</td>
<td>M N P Q</td>
</tr>
<tr>
<td>0110</td>
<td>G</td>
<td>00</td>
<td>01</td>
<td>A B C D</td>
</tr>
<tr>
<td>0111</td>
<td>H</td>
<td>01</td>
<td>01</td>
<td>E F G H</td>
</tr>
<tr>
<td>1000</td>
<td>I</td>
<td>00</td>
<td>01</td>
<td>A B C D</td>
</tr>
<tr>
<td>1001</td>
<td>J</td>
<td>01</td>
<td>01</td>
<td>E F G H</td>
</tr>
<tr>
<td>1010</td>
<td>K</td>
<td>00</td>
<td>00</td>
<td>M N P Q</td>
</tr>
<tr>
<td>1011</td>
<td>L</td>
<td>01</td>
<td>00</td>
<td>M N P Q</td>
</tr>
<tr>
<td>1100</td>
<td>M</td>
<td>00</td>
<td>01</td>
<td>A B C D</td>
</tr>
<tr>
<td>1101</td>
<td>N</td>
<td>01</td>
<td>01</td>
<td>E F G H</td>
</tr>
<tr>
<td>1110</td>
<td>P</td>
<td>00</td>
<td>00</td>
<td>M N P Q</td>
</tr>
<tr>
<td>1111</td>
<td>Q</td>
<td>01</td>
<td>00</td>
<td>M N P Q</td>
</tr>
</tbody>
</table>

Load: 1110 Miss

CIS 371 (Martin): Caches
Effect of Block Size on Miss Rate

- Two effects on miss rate
  + **Spatial prefetching (good)**
    - For blocks with adjacent addresses
    - Turns miss/miss into miss/hit pairs
  - **Interference (bad)**
    - For blocks with non-adjacent addresses (but in adjacent frames)
    - Turns hits into misses by disallowing simultaneous residence
    - Consider entire cache as one big block

- Both effects always present
  - Spatial prefetching dominates initially
  - Depends on size of the cache
  - Good block size is 32–256B
  - Program dependent

Block Size and Miss Penalty

- Does increasing block size increase $t_{\text{miss}}$?
  - Don’t larger blocks take longer to read, transfer, and fill?
  - They do, but...

- $t_{\text{miss}}$ of an isolated miss is not affected
  - **Critical Word First / Early Restart (CRF/ER)**
  - Requested word fetched first, pipeline restarts immediately
  - Remaining words in block transferred/filled in the background

- $t_{\text{miss}}$’es of a cluster of misses will suffer
  - Reads/transfers/fills of two misses can’t happen at the same time
  - Latencies can start to pile up
  - This is a bandwidth problem

Cache Conflicts

<table>
<thead>
<tr>
<th>Set</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0001</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0011</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0101</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0110</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0111</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1001</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1010</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1011</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1100</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1101</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1110</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Pairs like “0010” and “1010” **conflict**
- **Same index!**
- Can such pairs to simultaneously reside in cache?
  - A: Yes, if we reorganize cache to do so

Associativity

- **Set-associativity**
  - Block can reside in one of few frames
  - Frame groups called *sets*
  - Each frame in set called a *way*
  - This is 2-way set-associative (SA)
  - 1-way → direct-mapped (DM)
  - 1-set → fully-associative (FA)

  + Reduces conflicts
  - Increases latency_{hit}:
    - additional tag match & muxing
**Associativity**

- Lookup algorithm
  - Use index bits to find set
  - Read data/tags in all frames in parallel
  - Any (match and valid bit), Hit

- Notice tag/index/offset bits
  - Only 9-bit index (versus 10-bit for direct mapped)

**Replacement Policies**

- Set-associative caches present a new design choice
  - On cache miss, which block in set to replace (kick out)?

- Some options
  - Random
  - FIFO (first-in first-out)
  - LRU (least recently used)
    - Fits with temporal locality, LRU = least likely to be used in future
  - NMRU (not most recently used)
    - An easier to implement approximation of LRU
    - Is LRU for 2-way set-associative caches
  - Belady's: replace block that will be used furthest in future
    - Unachievable optimum

**LRU and Miss Handling**

- Add **LRU** field to each set
  - "Least recently used"
  - LRU data is encoded "way"
  - Hit? update MRU

- LRU bits updated on each access

4-bit Address, 8B Cache, 2B Blocks, 2-way

<table>
<thead>
<tr>
<th>Set</th>
<th>Tag</th>
<th>Data</th>
<th>LRU</th>
<th>Way 0</th>
<th>Way 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Main memory

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
<th>G</th>
<th>H</th>
<th>I</th>
<th>J</th>
<th>K</th>
<th>L</th>
<th>M</th>
<th>N</th>
<th>O</th>
<th>P</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0010</td>
<td>0011</td>
<td>0100</td>
<td>0101</td>
<td>0110</td>
<td>0111</td>
<td>1000</td>
<td>1001</td>
<td>1010</td>
<td>1011</td>
<td>1100</td>
<td>1101</td>
<td>1110</td>
<td>1111</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
4-bit Address, 8B Cache, 2B Blocks, 2-way

Load: 1110 Miss

Way 0          Way 1

<table>
<thead>
<tr>
<th>Set</th>
<th>Tag</th>
<th>Data</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>01</td>
<td>A</td>
<td>0</td>
<td>B</td>
</tr>
<tr>
<td>001</td>
<td>01</td>
<td>E</td>
<td>0</td>
<td>F</td>
</tr>
<tr>
<td>010</td>
<td>01</td>
<td>C</td>
<td>0</td>
<td>D</td>
</tr>
<tr>
<td>011</td>
<td>01</td>
<td>G</td>
<td>0</td>
<td>H</td>
</tr>
<tr>
<td>100</td>
<td>00</td>
<td>A</td>
<td>0</td>
<td>B</td>
</tr>
<tr>
<td>101</td>
<td>00</td>
<td>C</td>
<td>0</td>
<td>D</td>
</tr>
<tr>
<td>110</td>
<td>1</td>
<td>P</td>
<td>0</td>
<td>Q</td>
</tr>
<tr>
<td>111</td>
<td>1</td>
<td>Q</td>
<td>0</td>
<td>P</td>
</tr>
</tbody>
</table>

CIS 371 (Martin): Caches

Full Associativity

- How to implement full (or at least high) associativity?
  - **This way is terribly inefficient**
  - 1K matches are unavoidable, but 1K data reads + 1K-to-1 mux?

Full Associativity with CAMs

- **CAM**: content addressable memory
  - Array of words with built-in comparators
  - Input is data (tag)
  - Output is 1-hot encoding of matching slot

- Fully associative cache
  - Tags as CAM, data as RAM
  - Effective but somewhat expensive
    - But cheaper than any other way
  - Upshot: used for 16-/32-way associativity
    - No good way to build 1024-way associativity
    - No real need for it, either

- CAMs are used elsewhere, too
Associativity and Performance

- Higher associative caches
  + Have better (lower) $\%_{\text{miss}}$
  - Diminishing returns
    - However $t_{\text{hit}}$ increases
    + The more associative, the slower
  - What about $t_{\text{avg}}$?

- Block-size and number of sets should be powers of two
  - Makes indexing easier (just rip bits out of the address)
  - 3-way set-associativity? No problem

Classifying Misses: 3C Model

- Divide cache misses into three categories
  - **Compulsory (cold)**: never seen this address before
    - **Would miss even in infinite cache**
  - **Capacity**: miss caused because cache is too small
    - **Would miss even in fully associative cache**
    + Identify? Consecutive accesses to block separated by access to at least $N$ other distinct blocks ($N$ is number of frames in cache)
  - **Conflict**: miss caused because cache associativity is too low
    - **Identify? All other misses**
  - **(Coherence)**: miss due to external invalidations
    + Only in shared memory multiprocessors (later)
  - Calculated by multiple simulations
    - Simulate infinite cache, fully-associative cache, normal cache
    - Subtract to find each count

Miss Rate: ABC

- Why do we care about 3C miss model?
  + So that we know what to do to eliminate misses
  + If you don’t have conflict misses, increasing associativity won’t help

- **Associativity**
  + Decreases conflict misses
  - Increases latency$_{\text{hit}}$

- **Block size**
  - Increases conflict/capacity misses (fewer frames)
  + Decreases compulsory/capacity misses (spatial locality)
  - No significant effect on latency$_{\text{hit}}$

- **Capacity**
  + Decreases capacity misses
  - Increases latency$_{\text{hit}}$

Reducing Conflict Misses: Victim Buffer

- Conflict misses: not enough associativity
  + High-associativity is expensive, but also rarely needed
    + 3 blocks mapping to same 2-way set and accessed (XYZ+)

- **Victim buffer (VB)**: small fully-associative cache
  - Sits on I$/D$ miss path
  - Small so very fast (e.g., 8 entries)
  - Blocks kicked out of I$/D$ placed in VB
  - On miss, check VB: hit? Place block back in I$/D$
  - 8 extra ways, shared among all sets
    + Only a few sets will need it at any given time
  + Very effective in practice
Prefetching

- Bring data into cache proactively/speculatively
  - If successful, reduces number of cache misses
- Key: anticipate upcoming miss addresses accurately
  - Can do in software or hardware
- Simple hardware prefetching: **next block prefetching**
  - Miss on address $X \rightarrow$ anticipate miss on $X+\text{block-size}$
  - Works for instructions: sequential execution
  - Works for data: arrays
- Table-driven hardware prefetching
  - Use predictor to detect strides, common patterns
- Effectiveness determined by:
  - **Timeliness**: initiate prefetches sufficiently in advance
  - **Coverage**: prefetch for as many misses as possible
  - **Accuracy**: don't pollute with unnecessary data
  - It evicts useful data

Software Prefetching

- Use a special “prefetch” instruction
  - Tells the hardware to bring in data, doesn’t actually read it
  - Just a hint
- Inserted by programmer or compiler
- Example
  ```c
  int tree_add(tree_t* t) {
    if (t == NULL) return 0;
    __builtin_prefetch(t->left);
    __builtin_prefetch(t->right);
    return t->val + tree_add(t->right) + tree_add(t->left);
  }
  ```
- Multiple prefetches bring multiple blocks in parallel
  - More “Memory-level” parallelism (MLP)

Software Restructuring: Data

- Capacity misses: poor spatial or temporal locality
  - Several code restructuring techniques to improve both
    - Compiler must know that restructuring preserves semantics
- **Loop interchange**: spatial locality
  - Example: row-major matrix: $X[i][j]$ followed by $X[i][j+1]$
    - Poor code: $X[I][j]$ followed by $X[I+1][j]$
      ```c
      for (j = 0; j<NCOLS; j++)
      for (i = 0; i<NROWS; i++)
        sum += X[i][j];
      ```
    - Better code
      ```c
      for (i = 0; i<NROWS; i++)
      for (j = 0; j<NCOLS; j++)
        sum += X[i][j];
      ```
- **Loop blocking**: temporal locality
  - Poor code
    ```c
    for (k=0; k<NUM_ITERATIONS; k++)
    for (i=0; i<NUM_ELEMS; i++)
      X[i] = f(X[i]); // say
    ```
  - Better code
    ```c
    for (i=0; i<NUM_ELEMS; i+=CACHE_SIZE)
    for (k=0; k<NUM ITERATIONS; k++)
      X[i+j] = f(X[i+j]);
    ```
    - Assumes you know `CACHE_SIZE`, do you?
  - Loop fusion: similar, but for multiple consecutive loops
Software Restructuring: Code

- Compiler an layout code for temporal and spatial locality
  - If (a) { **code1**; } else { **code2**; } **code3**;
  - But, code2 case never happens (say, error condition)

- Fewer taken branches, too

Write Issues

- So far we have looked at reading from cache
  - Instruction fetches, loads
- What about writing into cache
  - Stores, not an issue for instruction caches

- Several new issues
  - Tag/data access
  - Write-through vs. write-back
  - Write-allocate vs. write-not-allocate
  - Hiding write miss latency

Tag/Data Access

- Reads: read tag and data in parallel
  - Tag mis-match → data is wrong (OK, just stall until good data arrives)

- Writes: read tag, write data in parallel? No. Why?
  - Tag mis-match → clobbered data (oops)
  - For associative caches, which way was written into?

- Writes are a pipelined two step (multi-cycle) process
  - Step 1: match tag
  - Step 2: write to matching way
  - Bypass (with address check) to avoid load stalls
  - May introduce structural hazards

Write Propagation

- When to propagate new value to (lower level) memory?

  **Option #1: Write-through**: immediately
  - On hit, update cache
  - Immediately send the write to the next level

  **Option #2: Write-back**: when block is replaced
  - Requires additional "dirty" bit per block
    - Replace **clean** block: **no extra traffic**
    - Replace **dirty** block: extra "writeback" of block

  **Writeback-buffer (WBB)**:
  - Hide latency of writeback (keep off critical path)
    - Step#1: Send "fill” request to next-level
    - Step#2: While waiting, write dirty block to buffer
    - Step#3: When new blocks arrives, put it into cache
    - Step#4: Write buffer contents to next-level
Write Propagation Comparison

- **Write-through**
  - Requires additional bus bandwidth
  - Consider repeated write hits
  - Next level must handle small writes (1, 2, 4, 8-bytes)
  - No need for dirty bits in cache
  - No need to handle “writeback” operations
    - Simplifies miss handling (no write-back buffer)
    - Sometimes used for L1 caches (for example, by IBM)

- **Write-back**
  - Key advantage: uses less bandwidth
  - Reverse of other pros/cons above
  - Used by Intel, AMD, and ARM
  - Second-level and beyond are generally write-back caches

Write Miss Handling

- How is a write miss actually handled?
  - **Write-allocate**: fill block from next level, then write it
    - Decreases read misses (next read to block will hit)
    - Requires additional bandwidth
    - Commonly used (especially with write-back caches)

  - **Write-non-allocate**: just write to next level, no allocate
    - Potentially more read misses
    - Uses less bandwidth
    - Use with write-through

Write Misses and Store Buffers

- Read miss?
  - Load can’t go on without the data, it must stall

- Write miss?
  - Technically, no instruction is waiting for data, why stall?

- **Store buffer**: a small buffer
  - Stores put address/value to store buffer, keep going
  - Store buffer writes stores to D$ in the background
  - Loads must search store buffer (in addition to D$)
  - Eliminates stalls on write misses (mostly)
  - Creates some problems (later)

- **Store buffer vs. writeback-buffer**
  - Store buffer: “in front” of D$, for hiding store misses
  - Writeback buffer: “behind” D$, for hiding writebacks

Designing a Cache Hierarchy

- For any memory component: $t_{hit}$ vs. $\%_{miss}$ tradeoff
  - Upper components (I$, D$) emphasize low $t_{hit}$
    - Frequent access $\rightarrow$ $t_{hit}$ important
    - $t_{miss}$ is not bad $\rightarrow$ $\%_{miss}$ less important
    - Lower capacity and lower associativity (to reduce $t_{hit}$)
    - Small-medium block-size (to reduce conflicts)

  - Moving down (L2, L3) emphasis turns to $\%_{miss}$
    - Infrequent access $\rightarrow$ $t_{hit}$ less important
    - $t_{miss}$ is bad $\rightarrow$ $\%_{miss}$ important
    - High capacity, associativity, and block size (to reduce $\%_{miss}$)
Memory Hierarchy Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>I$/$D$</th>
<th>L2</th>
<th>L3</th>
<th>Main Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{\text{hit}} )</td>
<td>2ns</td>
<td>10ns</td>
<td>30ns</td>
<td>100ns</td>
</tr>
<tr>
<td>( t_{\text{miss}} )</td>
<td>10ns</td>
<td>30ns</td>
<td>100ns</td>
<td>10ns (10M ns)</td>
</tr>
<tr>
<td>Capacity</td>
<td>8KB–64KB</td>
<td>256KB–8MB</td>
<td>2–16MB</td>
<td>1-4GBs</td>
</tr>
<tr>
<td>Block size</td>
<td>16B–64B</td>
<td>32B–128B</td>
<td>32B–256B</td>
<td>NA</td>
</tr>
<tr>
<td>Associativity</td>
<td>2-8</td>
<td>4–16</td>
<td>4-16</td>
<td>NA</td>
</tr>
</tbody>
</table>

- Some other design parameters
  - Split vs. unified insns/data
  - Inclusion vs. exclusion vs. nothing

Split vs. Unified Caches

- **Split I$/$D$**: insns and data in different caches
  - To minimize structural hazards and \( t_{\text{hit}} \)
  - Larger unified I$/$D$ would be slow, 2nd port even slower
  - Optimize I$ and D$ separately
    - Not writes for I$, smaller reads for D$
  - Why is 486 I/D$ unified?

- **Unified L2, L3**: insns and data together
  - To minimize \( \%_{\text{miss}} \)
    - Fewer capacity misses: unused insn capacity can be used for data
      - More conflict misses: insn/data conflicts
        - A much smaller effect in large caches
      -Insn/data structural hazards are rare: simultaneous I$/$D$ miss
  - Go even further: unify L2, L3 of multiple cores in a multi-core

Hierarchy: Inclusion versus Exclusion

- **Inclusion**
  - Bring block from memory into L2 then L1
    - A block in the L1 is always in the L2
    - If block evicted from L2, must also evict it from L1
      - Why? more on this when we talk about multicore
  
- **Exclusion**
  - Bring block from memory into L1 but not L2
    - Move block to L2 on L1 eviction
      - L2 becomes a large victim cache
    - Block is either in L1 or L2 (never both)
      - Good if L2 is small relative to L1
      - Example: AMD's Duron 64KB L1s, 64KB L2

- **Non-inclusion**
  - No guarantees

Memory Performance Equation

- **For memory component M**
  - **Access**: read or write to M
  - **Hit**: desired data found in M
  - **Miss**: desired data not found in M
    - Must get from another (slower) component
  - **Fill**: action of placing data in M
  - \( \%_{\text{miss}} \) (miss-rate): #misses / #accesses
  - \( t_{\text{hit}} \): time to read data from (write data to) M
  - \( t_{\text{miss}} \): time to read data into M

- **Performance metric**
  - \( t_{\text{avg}} \): average access time
    \[ t_{\text{avg}} = t_{\text{hit}} + (\%_{\text{miss}} \times t_{\text{miss}}) \]
Performance Calculation I

- In a pipelined processor, I$/D$ t\text{hit} is “built in” (effectively 0)

- Parameters
  - Base pipeline CPI = 1
  - Instruction mix: 30% loads/stores
  - I$: \%\text{miss} = 2\%, t\text{miss} = 10 cycles
  - D$: \%\text{miss} = 10\%, t\text{miss} = 10 cycles

- What is new CPI?
  - \text{CPI}_{I\$} = \%\text{miss}_{I\$}\times t\text{miss} = 0.02\times10 \text{ cycles} = 0.2 \text{ cycle}
  - \text{CPI}_{D\$} = \%\text{memory} \times \%\text{miss}_{D\$}\times t\text{miss}_{D\$} = 0.30\times0.10\times10 \text{ cycles} = 0.3 \text{ cycle}
  - \text{CPI}_{\text{new}} = \text{CPI} + \text{CPI}_{I\$} + \text{CPI}_{D\$} = 1+0.2+0.3= 1.5

Miss Rates: per “access” vs “instruction”

- Miss rates can be expressed two ways:
  - Misses per “instruction” (or instructions per miss), -or-
  - Misses per “cache access” (or accesses per miss)

- For first-level caches, use instruction mix to convert
  - If memory ops are 1/3rd of instructions...
    - 2% of instructions miss (1 in 50) is 6% of “accesses” miss (1 in 17)

- What about second-level caches?
  - Misses per “instruction” still straight-forward (“global” miss rate)
  - Misses per “access” is trickier (“local” miss rate)
    - Depends on number of accesses (which depends on L1 rate)

Hierarchy Performance

```
CPU
   \[ t_{\text{hit}} = t_{\text{avg-M1}} \]
   \[ t_{\text{miss-M1}} = t_{\text{avg-M1}} \]
   \[ t_{\text{hit-M1}} + (\%\text{miss-M1}\times t_{\text{miss-M1}}) \]
   \[ t_{\text{hit-M1}} + (\%\text{miss-M1}\times t_{\text{avg-M2}}) \]
   \[ t_{\text{hit-M1}} + (\%\text{miss-M1}\times (t_{\text{hit-M2}} + (\%\text{miss-M2}\times t_{\text{miss-M2}})) \]
   \[ t_{\text{hit-M1}} + (\%\text{miss-M1}\times (t_{\text{hit-M2}} + (\%\text{miss-M2}\times t_{\text{avg-M3}}))) \]
   \[ \cdots \]
   \[ t_{\text{miss-M3}} \]
   \[ t_{\text{avg-M4}} \]
```

Multilevel Performance Calculation II

- Parameters
  - 30% of instructions are memory operations
  - L1: \text{hit} = 1 cycles (included in CPI of 1), \%\text{miss} = 5\% of accesses
  - L2: \text{hit} = 10 cycles, \%\text{miss} = 20\% of L2 accesses
  - Main memory: \text{hit} = 50 cycles

- Calculate CPI
  - CPI = 1 + 30\% \times 5\% \times t_{\text{missD}}$
  - \text{tmissD} = t_{\text{avgL2}} = t_{\text{hitL2}} + (\%\text{missL2}\times t_{\text{hitMem}}) = 10 + (20\%\times50) = 20 \text{ cycles}
  - Thus, CPI = 1 + (30\% \times 10) + (20\% \times 50) = 1 + 0.15 + 0.15 = 1.3 CPI

- Alternate CPI calculation:
  - What % of instructions miss in L1 cache? 30%\times5\% = 1.5%
  - What % of instructions miss in L2 cache? 20\%\times1.5\% = 0.3\% of insn
  - CPI = 1 + (1.5\% \times 10) + (0.3\% \times 50) = 1 + 0.15 + 0.15 = 1.3 CPI
Foreshadow: Main Memory As A Cache

<table>
<thead>
<tr>
<th>Parameter</th>
<th>IS/D$</th>
<th>L2</th>
<th>L3</th>
<th>Main Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{hit}$</td>
<td>2ns</td>
<td>10ns</td>
<td>30ns</td>
<td>100ns</td>
</tr>
<tr>
<td>$t_{miss}$</td>
<td>10ns</td>
<td>30ns</td>
<td>100ns</td>
<td>10ms (10M ns)</td>
</tr>
<tr>
<td>Capacity</td>
<td>8–64KB</td>
<td>128KB–2MB</td>
<td>1–9MB</td>
<td>64MB–64GB</td>
</tr>
<tr>
<td>Block size</td>
<td>16–32B</td>
<td>32–256B</td>
<td>256B</td>
<td>4KB+</td>
</tr>
<tr>
<td>Associativity</td>
<td>1–4</td>
<td>4–16</td>
<td>16</td>
<td>full</td>
</tr>
<tr>
<td>Replacement</td>
<td>LRU</td>
<td>LRU</td>
<td>LRU</td>
<td>“working set”</td>
</tr>
<tr>
<td>Prefetching?</td>
<td>Maybe</td>
<td>Probably</td>
<td>Probably</td>
<td>Either</td>
</tr>
</tbody>
</table>

- How would you internally organize main memory
  - $t_{miss}$ is outrageously long, reduce $\%_{miss}$ at all costs
  - Full associativity: isn’t that difficult to implement?
    - Yes ... in hardware, main memory is “software-managed”

Summary

- Average access time of a memory component
  - $latency_{avg} = latency_{hit} + \%_{miss} * latency_{miss}$
  - Hard to get low $latency_{hit}$ and $\%_{miss}$ in one structure \rightarrow hierarchy

- Memory hierarchy
  - Cache (SRAM) \rightarrow memory (DRAM) \rightarrow swap (Disk)
  - Smaller, faster, more expensive \rightarrow bigger, slower, cheaper

- Cache ABCs (capacity, associativity, block size)
  - 3C miss model: compulsory, capacity, conflict

- Performance optimizations
  - $\%_{miss}$: prefetching
  - $latency_{miss}$: victim buffer, critical-word-first

- Write issues
  - Write-back vs. write-through/write-allocate vs. write-no-allocate