# MEMORY MODEL SENSITIVE ANALYSIS OF CONCURRENT DATA TYPES

#### Sebastian Burckhardt

Δ	D.	ISS	ER'	TA'	$\Gamma \Gamma$	$\bigcap$	V

in

## Computer and Information Science

Presented to the Faculties of the University of Pennsylvania in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy

Rajeev Alur, Milo Martin
Supervisors of Dissertation

Rajeev Alur
Graduate Group Chairperson

# COPYRIGHT Sebastian Burckhardt

2007

To my wife Andrea and my children Sasha and Ellie

#### ABSTRACT

#### MEMORY MODEL SENSITIVE ANALYSIS OF CONCURRENT DATA TYPES

#### Sebastian Burckhardt

#### Rajeev Alur, Milo Martin

Concurrency libraries can facilitate the development of multi-threaded programs by providing concurrent implementations of familiar data types such as queues and sets. Many optimized algorithms that use lock-free synchronization have been proposed for multiprocessors. Unfortunately, such algorithms are notoriously difficult to design and verify and may contain subtle concurrency bugs. Moreover, it is often difficult to place memory ordering fences in the implementation code. Such fences are required for correct function on relaxed memory models, which are common on contemporary multiprocessors.

To address these difficulties, we describe an automated verification procedure based on bounded model checking that can exhaustively check all concurrent executions of a given test program on a relaxed memory model and can either (1) verify that the data type is sequentially consistent, or (2) construct a counterexample.

Given C implementation code, a bounded test program, and an axiomatic memory model specification, our *CheckFence* prototype verifies operation-level sequential consistency by encoding the existence of inconsistent executions as solutions to a propositional formula and using a standard SAT solver to decide satisfiability.

We applied *CheckFence* to five previously published algorithms and found several bugs (some not previously known). Furthermore, we determined where to place memory ordering fences in the implementations and verified their sufficiency on our test suite.

## Contents

1	Intr	roduction 1		
	1.1	The P	Problem	2
	1.2	Our S	olution	3
		1.2.1	The CheckFence Tool	4
		1.2.2	Checking Operation-Level Sequential Consistency	5
		1.2.3	Experiments	8
	1.3	Relate	ed Work	8
	1.4	Contr	ibutions	13
	1.5	Overv	iew	14
<b>2</b>	Fou	$_{ m ndatio}$	ons	16
	2.1	Multip	processor Executions	16
		2.1.1	Instructions and Values	19
		2.1.2	Local Memory Traces	21
		2.1.3	Local Trace Semantics	21
		2.1.4	Global Memory Traces	22
		2.1.5	Memory Model Semantics	23
		2.1.6	Concurrent Executions	23
	2.2	Formu	ılae	24
		2.2.1	Vocabularies	25
		2.2.2	Formula Syntax	27

		2.2.3	Evaluation of Formulae	28
3	Mei	mory N	Models	30
	3.1	Introd	uction	31
	3.2	Memo	ry Model Examples	33
		3.2.1	Formal Specification	36
		3.2.2	Sequential Consistency (SeqCons)	37
		3.2.3	Relaxed	37
		3.2.4	Comparing Memory Models	39
	3.3	Specifi	ication Format	40
		3.3.1	Axiomatic Memory Model Specifications	40
		3.3.2	Illustrative Example: Sequential Consistency	44
	3.4	Extens	sions	46
		3.4.1	Atomic Blocks	46
		3.4.2	Control and Data Dependencies	48
		3.4.3	Fences	50
	3.5	Axiom	natic Memory Model Specifications	53
		3.5.1	Short Description of the Format	53
		3.5.2	Axiomatic Specification of Sequential Consistency	55
		3.5.3	Axiomatic Specification of Relaxed	56
	3.6	The $R$	MO Model	58
		3.6.1	Axiomatic Specification of $RMO$	59
		3.6.2	Comparison to Relaxed	62
		3.6.3	Comparison to the SPARC Specification	62
4	Pro	grams		64
_	4.1	•	ation for an Intermediate Language	64
	4.2		X	65
		·	Types	65

		4.2.2	Values	. 67
		4.2.3	Identifiers	. 68
		4.2.4	Execution States	. 68
		4.2.5	Procedure Definitions	. 69
		4.2.6	Program Statements	. 69
		4.2.7	Programs	. 70
		4.2.8	Basic Functions	. 71
	4.3	Memo	ory Trace Semantics	. 72
		4.3.1	Inference Rules	. 74
	4.4	From	C to LSL	. 76
	4.5	Unroll	ling Programs	. 78
		4.5.1	Unrolling Programs	. 78
		4.5.2	Unrolled Programs	. 81
		4.5.3	Sound Unrollings	. 83
		4.5.4	Circular Dependencies	. 85
	4.6	Extens	sions	. 85
		4.6.1	Nondeterministic Choice	. 87
		4.6.2	Atomic Blocks	. 87
		4.6.3	Tagged Unions	. 87
5	Enc	oding		89
			oulary for Formulae	. 91
		5.1.1	Set Symbols	
		5.1.2	Function Symbols	
		5.1.3	Variable Symbols	
	5.2		tions and Executions	
	5.3		Formula $\Psi$	
	5.4		ling the Memory Model	
	0.4		Encoding procedure	. 90
			CARCOCOUP DIOCECTICE	

		5.4.2	The Formula $\Theta$
	5.5	Encod	ling Local Traces
		5.5.1	Symbolic Traces
		5.5.2	Evaluating Symbolic Traces
		5.5.3	Appending Instructions
		5.5.4	Pseudocode Algorithm
		5.5.5	Formal Algorithm
		5.5.6	Correctness of the Algorithm
		5.5.7	The Formulae $\Pi_k$
	5.6	Correc	etness
6	$\operatorname{Ch}\epsilon$	ecking	Consistency 115
	6.1	Introd	uction
		6.1.1	Lock-based Implementations
		6.1.2	Lock-free Synchronization
		6.1.3	Correctness Proofs
	6.2	Correc	etness Criteria
		6.2.1	Linearizability
		6.2.2	Sequential Consistency
		6.2.3	Our Choice
	6.3	Bound	led Verification
		6.3.1	Bounded Test Programs
		6.3.2	Correctness Condition
		6.3.3	Checking Tests
	6.4	Consis	stency Check
	6.5	Specif	ication Mining
		651	Algorithm 127

7	$Th\epsilon$	Chec	kFence Implementation	129
	7.1	Gener	ral Description	. 129
		7.1.1	Runtime Type Checks	. 132
	7.2	Front	End	. 133
		7.2.1	General Philosophy	. 133
		7.2.2	Parsing	. 133
		7.2.3	Locks	. 135
		7.2.4	Dynamic Memory Allocation	. 135
		7.2.5	Packed Words	. 136
	7.3	Back	End	. 138
		7.3.1	Lazy Loop Unrolling	. 138
		7.3.2	Range Analysis	. 138
		7.3.3	Using a SAT Solver	. 139
		7.3.4	Optimized Memory Models	. 141
8	Exp	erime	${ m nts}$	142
	8.1	Imple	mentation Examples	. 143
	8.2	Bugs	Found	. 146
		8.2.1	Missing Fences	. 146
		8.2.2	Description of Typical Failures	. 150
	8.3	Quant	titative Results	. 152
		8.3.1	Consistency Check Statistics	. 152
		8.3.2	Specification Mining Statistics	. 155
		8.3.3	Impact of Range Analysis	. 156
		8.3.4	Memory Model Encoding	. 156
9	Cor	ıclusio	ns	159
	9.1	Contr	ibutions	. 160
	0.2	Futur	o Work	161

		9.2.1 General Research Directions	161
		9.2.2 Improving CheckFence	161
$\mathbf{A}$	Cor	rectness of Encoding	163
	A.1	Basic Invariants	164
	A.2	Correspondence	167
	A.3	Core Lemmas	168
	A.4	Core Proofs	170
		A.4.1 Proof of Lemma 52	170
		A.4.2 Proof of Lemma 53	181
В	C Iı	mplementation Sources 1	191
	B.1	Prototypes	191
	B.2	Two-Lock Queue (ms2)	193
	В.3	Nonblocking Queue (msn)	195
	B.4	Nonblocking List-Based Set (harris)	197
	B.5	Lazy List-Based Set (lazylist)	202
	B.6	Snark Deque (snark)	206
	B 7	Harnossos	911

## List of Figures

1.1	Black-box view of the CheckFence tool	4
2.1	An example of a program and a local memory trace	17
2.2	An example of a concurrent program and a global memory trace	18
2.3	Formula Syntax	26
3.1	An example of a relaxed execution trace	32
3.2	A trace showing out-of-order execution	34
3.3	A trace showing the effect of fences	35
3.4	A trace showing the effect of store-load forwarding	35
3.5	A trace showing lack of global store order	36
3.6	A comparison of various memory models	39
3.7	Memory Model Axiom Syntax	42
3.8	Pseudocode for the compare-and-swap (CAS) operation	47
3.9	Pseudocode for the lock and unlock operations	51
4.1	The abstract syntax of LSL	66
4.2	Representing C pointers in LSL	76
4.3	Example of how to translate a two-armed conditional from C to LSL.	77
4.4	Example of how to translate a loop from C to LSL	77
4.5	The abstract syntax of unrolled LSL programs	80
4.6	Unrolling Example	84

4.7	An example of a unsound unrolling on a memory trace with circular
	dependencies
5.1	Example of a symbolic trace
6.1	Illustration example: concurrent queue
6.2	Example: A bounded test
7.1	An example run of the tool
7.2	A screenshot of a counterexample trace
8.1	The implementations we studied
8.2	The test programs we used for our examples
8.3	The issues we found using our <i>CheckFence</i> tool
8.4	Statistics about the consistency checks
8.5	Time/Memory required by SAT solver
8.6	Observation set construction statistics
8.7	(a) Breakdown of Runtime (b) Impact of Range Analysis 156
8.8	Time and space requirements for various memory model encodings 157

## Chapter 1

## Introduction

Shared-memory multiprocessor architectures are now ubiquitous. With today's advanced chip manufacturing technology, several processors can easily fit onto a single chip. In fact, because of the better performance/power ratio of multiprocessors, hardware architects now prefer to provide multiple cores rather than a highly optimized single core.

Unfortunately, even as multiprocessor hardware becomes cheap, writing software that can unleash its performance potential remains challenging [67]. We see this gap as an opportunity for researchers, as it is likely to lead to a high demand for strategies that can aid programmers to write simple, correct, efficient and portable multi-threaded programs.

In this introductory chapter, we first describe the specific problem this work addresses (Section 1.1). Next, we present our solution and report on our practical experiences applying it (Section 1.2). Then, we compare our work to prior results and tools in this general area (Section 1.3). Finally, we conclude this chapter with a description of the logical structure of this document and a brief summary of each of the remaining chapters (Section 1.5).

#### 1.1 The Problem

The specific problem we are solving is the verification of concurrency libraries that use lock-free synchronization and target multiprocessor architectures with relaxed memory models.

#### **Concurrency Libraries**

Concurrency libraries can alleviate some of the problems associated with the development of concurrent software. For example, the java.util.concurrent package JSR-166 [46] or the Intel Threading Building Blocks [40] support the development of safe and efficient multi-threaded programs by providing *concurrent data types*, that is, concurrent implementations of familiar data abstractions such as queues, sets, or maps.

By raising the data abstraction level, concurrency libraries can free the programmer from some of the issues associated with safe sharing of data between threads. Moreover, libraries can also improve performance, as they may use algorithms that are optimized for concurrency.

#### **Lock-free Synchronization**

Many sophisticated algorithms for concurrent data types that use lock-free synchronization have been proposed [29, 30, 52, 54, 55, 66]. Such implementations are not race-free in the classic sense because they allow concurrent access to shared memory locations without using locks for mutual exclusion.

Algorithms with lock-free synchronization are notoriously hard to verify, as witnessed by many formal verification efforts [12, 25, 70, 74] and by bugs found in published algorithms [17, 53]. Many more interleavings need to be considered than

for implementations that follow a strict locking discipline. Moreover, the deliberate use of races prohibits the use of classic race-avoiding design methodologies and race-detecting tools [1, 20, 31, 43, 57, 61, 63, 73].

#### Relaxed Memory Models

Most commonly used multiprocessor architectures use relaxed memory ordering models [2]. For example, a processor may reorder loads and stores by the same thread if they target different addresses, or it may buffer stores in a local queue. Whereas fully lock-based programs are insensitive to the memory model (because the lock and unlock operations are designed to guarantee the necessary memory ordering), implementations that use lock-free synchronization require explicit memory ordering fences to function correctly on relaxed memory models. Nevertheless, fence placements are rarely published along with the algorithm.

Memory ordering fences (or, as they are sometimes called, memory barriers) counteract the ordering relaxations by enforcing memory order between preceding and succeeding instructions. A lack of fences can lead to incorrect behavior, whereas an overzealous use of fences impacts performance.

#### 1.2 Our Solution

To help designers and implementors develop correct and efficient programs for relaxed models, we present a verification method which is based on bounded model checking and can check the correctness of an implementation automatically, for a suite of bounded test programs written by the user. Furthermore, it can produce counterexample traces if the implementation is found to be incorrect.

We describe our solution in the following three sections. Section 1.2.1 describes our tool *CheckFence* from a "black-box" perspective. In Section 1.2.2, we describe in more detail how our tool checks the sequential consistency of an implementation.




Figure 1.1: Black-box view of the *CheckFence* tool.

Finally, Section 1.2.3 summarizes our experiences with applying the tool to some implementations from the literature.

#### 1.2.1 The CheckFence Tool

We implemented our verification method in our *CheckFence* tool (Fig. 1.1). Given (1) the implementation code, (2) a bounded test, and (3) an axiomatic memory model specification, *CheckFence* checks all executions and returns one of the following answers:

- PASS: all executions of the test are correct.
- FAIL: an incorrect execution was found, and is presented to the user in the form of a counterexample trace.
- INCONCLUSIVE: the tool exhausted its time or space resources.

We use it in the following manner. First, we write a few small and simple bounded tests by hand that call the code being verified. For those, our method can decide quickly whether they are correct, or give us a counterexample if they are not. Then we can manually increase the size of the tests gradually (fixing any bugs we find along the way), until we reach the scalability limits. All counterexamples are sound, and no time is thus wasted on false warnings.

Although we can not completely verify an implementation in this manner (because our test suite may be incomplete and not cover all possible cases), our experience suggests that most bugs can be found on simple, small tests, especially the bugs that are caused by relaxations in the memory model.

#### 1.2.2 Checking Operation-Level Sequential Consistency

Our correctness condition is sequential consistency [44] on the operation level, which requires that for all client programs and all executions, the observed outcome is consistent with some atomic interleaving of the operations by each thread. Note that the consistency of the data type operations is independent of the consistency model used by the underlying hardware: a concurrent data type may be sequentially consistent on the level of the data type operations even if the underlying multiprocessor's memory model (which is specified as one of the inputs to the tool) is not sequentially consistent.

#### **Bounded Tests**

Each bounded test specifies a finite sequence of operation invocations for each thread and may use nondeterministic input arguments. Because the total number of instructions is limited for each test, the number of executions is finite. Unlike deterministic tests, however, a bounded test has an exponential number of executions, because it considers all possible inputs, all instruction interleavings and reorderings, and non-deterministic dynamic memory allocation. It is thus easy to cover many executions with just a few tests.

Note that without bounding the executions in some way, the verification problem is generally undecidable because (1) C programs that access unbounded amounts of

memory are Turing-complete, and (2) sequential consistency is undecidable even for implementations with finite memory [3].

#### Specification Mining

The definition of sequential consistency assumes that we have a formal specification of the serial semantics of the data type. Because we prefer not to require the user to write a formal specification, we use an automatic *specification mining* algorithm that can extract a specification directly from an implementation. The idea is that we assume that the serial executions of the implementation are correct and can thus serve as the serial specification of the data type.

Note that we can verify the serial executions separately, using more conventional techniques: for serial executions, only one thread executes at a time, and the threads are interleaved along operation boundaries only. They are thus much easier to verify. Also, we have the option of writing a separate reference implementation (which need not be concurrent and is thus much simpler) and extract the specification from the latter.

#### Encoding

At the heart of our method is an encoding that represents the executions of the test program (on a relaxed memory model) as solutions to a propositional formula. More specifically, we construct a formula that has a satisfying valuation if and only if there exists an incorrect execution. Then, we use a standard SAT solver to decide if such a solution exists; if it does, we can use the assignment provided by the SAT solver to construct the counterexample trace.

#### Handling C Code

The C language does not have a language-level memory model, and does not explicitly specify what load and store instructions a program may produce. To accurately

model synchronization instructions and the effects of the memory model, we require a lower-level representation that makes the loads and stores explicit.

To this end, we define an intermediate language called LSL (load-store language) that has (a) a small syntax, (b) a well-defined semantics even for weak memory models, and (c) support for spin loops, atomic blocks, and assertions.

Our front end accepts a reasonable subset of C and performs an automatic translation into LSL.

#### Memory Model Specifications

Unfortunately, researchers, engineers and programmers do not always agree on how to interpret the memory model specifications found in the architecture manuals. Because precise specifications are an absolute prerequisite for formal verification, we establish a solid formal foundation for multiprocessor executions and develop a specification format for axiomatic memory models.

Moreover, we capture the most common relaxations (store buffers, out-of-order execution) by defining a memory model *Relaxed*. This model abstracts unneeded details and provides a common conservative approximation of the Sun SPARC v9 TSO/PSO/RMO [72], Alpha [13], and IBM zArchitecture [41]. We chose not to include a third relaxation (non-global store orders) in *Relaxed*, which is thus not quite as weak as IBM PowerPC [24], IA-32 [38], or IA-64 [39]. It remains on our list of future work to explore the impact of non-global store orders on the correctness of implementations.

We give a brief introduction to memory models and present examples of these relaxations in Section 3.1.

#### 1.2.3 Experiments

We applied *CheckFence* to five previously published algorithms, writing C code that closely follows the published pseudocode, and creating test programs. We were thus able to

- 1. Reproduce two known bugs in a concurrent deque algorithm known as "snark" [14, 17, 45].
- 2. Uncover a not-previously-known bug in a lazy list-based set implementation. The published pseudocode [30] fails to initialize a field, which was missed by a prior formal verification using the PVS interactive proof system [12].
- 3. Show numerous failures on architectures with relaxed memory models (the original algorithms assume sequentially consistent architectures), and fix them by inserting appropriate memory ordering fences.

Our experiments confirm that the *CheckFence* method is very efficient at verifying or falsifying small testcases. As small testcases appear to be sufficient to find memory-model-related bugs (all of the testcases that we required to expose missing fences contained fewer than 200 memory accesses and took less than 10 minutes to verify), *CheckFence* achieves its main goal.

Furthermore, *CheckFence* proved to be useful to find algorithmic bugs that are not related to the memory model. In general, however, we found that the tool does not scale for testcases that require more than a few hundred memory accesses.

#### 1.3 Related Work

Of course, many aspects of our method were inspired by previous work and build upon the results of others. The following list should be representative for the various research areas that we found relevant for our work.

#### Verification of Concurrent Data Types

Most prior work on verification of concurrent data types is based on interactive proof construction and assumes a sequentially consistent memory model [12, 25, 62, 70]. These methods are far from automated, but require a laborious proof construction. Shape analysis can provide a somewhat higher degree of automation[74], but still requires sophisticated user guidance. To our knowledge, analogous proof strategies for relaxed memory models have not been investigated.

Runtime verification is highly automatic and scalable (yet less complete) and has been applied successfully in this domain [18, 68]. These methods require the user to specify the commit points for each operation manually.

#### Relaxed Memory Models

Reasoning about execution traces by means of ordering relations and axioms was pioneered by Collier [11]. Using similar techniques, Gharacharloo [26] describes a number of practically relevant models and how they are connected to hardware implementations. A similar perspective is assumed by the tutorial [2], which is an excellent introduction to the subject. Contemporary architecture manuals [13, 24, 37, 38, 39, 41, 72] use an axiomatic style for memory model specifications, although they are often not quite formal, nor quite complete. The Java Memory Model [50] also uses an axiomatic style.

#### Model Checking Code on Relaxed Models

Most previous work on model checking executions on relaxed memory models has focused on relatively small and hand-translated code snippets (such as spinlocks or litmus tests). It can be divided into two categories: explicit-state model checking combined with operational memory models [16, 60], and constraint solving combined with axiomatic memory models [8, 27, 78].

We prefer the latter approach for two reasons: (1) axiomatic models can more easily capture official specifications because they use an axiomatic style, and (2) constraint-based encodings can leverage the advances in SAT solving technology.

#### **Operational Memory Models**

The first connection between memory model specifications and verification tools was made using explicit-state model checking [16, 60]. For this approach to work, the axiomatic specification must first be manually translated into an operational model, which can be challenging. This same method was applied again more recently to the C# memory model [36].

We are not aware of any work that demonstrates an application of operational memory models to the verification of programs that contain more than a few lines of code.

#### **Axiomatic Memory Model Specifications**

The use of constraint solvers rather than explicit-state model checkers was first applied to the validation of hardware execution traces [27], which inspired our encoding of executions.

Our axiomatic specification format is very similar also to the one used by the NEMOS project [75, 78] (Non-operational yet executable memory ordering specifications), which also proposes the use of SAT solvers to validate execution traces. The main differences are that (1) our approach uses a custom specification format rather than a subset of PROLOG, and (2) we connect the memory model specification with actual C programs and concurrent data type implementations rather than hardware execution traces. More recently, the NEMOS ideas were extended to apply to software verification as well [76, 77]. However, there is no mention of applying these techniques to concurrent data types. Also, they consider a custom, abstract

programming language only, and do not demonstrate that their prototype can find issues in real implementations.

#### **Encoding Program Executions**

The idea of encoding program executions as formulae is of course not new, in particular for sequential programs. Jackson and Vaziri [42] demonstrate that constraint solving is useful for finding bugs in small, sequential code, using the Alloy constraint solver. The CBMC tool by Clarke, Kroening and Lerda [10] tackles a problem that is closely related to ours, as it translates sequential ANSI C code into SAT constraints. The brief paper on CBMC [10] gave us some important clues on how to encode programs; however, it does leave many aspects undiscussed and does not present an encoding algorithm.

For concurrent programs, a SAT encoding based on bounding the context switches was proposed by Rabinovitz and Grumberg [62]. This encoding is quite different from ours (and handles sequentially consistent executions only): it models the interleavings by associating with each instruction the number of context switches prior to its execution, rather than encoding the memory ordering as a binary relation.

Parts of the design of our intermediate language LSL were inspired by prior work in research areas not related to memory models or concurrent data types. For instance, we liked the elegant use of exceptions as the fundamental control structure in the intermediate language for ESC Java [47]. Also, the work on building verifiable compilers [6, 48] gave helpful clues on the design of a front end, because it describes in careful detail how to transform C into machine language through a series of steps that are then formally verified by the Coq proof assistant.

#### **Fence Insertion**

Specialized algorithms to insert memory fences automatically during compilation have been proposed early on [19, 64]. However, these methods are based on a conservative program analysis, which makes them less attractive for highly optimized implementations: inserting fences indiscriminately has a considerable performance impact [69, 71] and should be used sparingly.

#### **Existing Verification Tools**

Today's state-of-the-art software verification tools offer only indirect help for implementors of concurrent data types that use lock-free synchronization. Race-detectors are useless, as the implementations contain intentional data races. Many model checkers do not support concurrency at all (BLAST, SLAM, CBMC). The ones that do (Zing, F-Soft, SPIN) assume a sequentially consistent memory model and offer no support for checking high-level correctness conditions such as sequential consistency, which cannot be captured using monitors or assert statements.

#### Comparison to Our Earlier Publications

We first introduced our verification method in the CAV paper [8]. This paper is written as a case study that describes our encoding of executions of bounded test programs, and reports on our experiences applying it to a small example. In our PLDI paper [9], we add the front end that translates C code, study more examples, and describe the specification mining (replacing the less automatic and slower commit point method we used for the case study). Compared to those papers, this dissertation contains new material in the following areas:

1. We develop a generic specification format for axiomatic memory models. To demonstrate its use, we use it to formalize the Sparc RMO model (Chapter 3).

Furthermore, we give a quantitative comparison of the various memory model encodings in Chapter 8.

- 2. We describe our intermediate language LSL in detail, and present a formal syntax and semantics (Chapter 4).
- 3. We present a pseudocode algorithm that shows how we encode programs as formulae, and prove its correctness (Chapter 5).

#### 1.4 Contributions

Verifying concurrent data type implementations that make deliberate use of data races and memory ordering fences is challenging because of the many interleavings and counterintuitive instruction reorderings that need to be considered. Conventional verification tools for multithreaded programs are not sufficient because they make assumptions on the programming style (race-free programs) or the memory model (sequential consistency).

Our verification method as embodied in the *CheckFence* implementation provides a valuable aid to algorithm designers and implementors because it (1) accepts implementations written as C code, (2) supports relaxed memory models and memory ordering fences, and (3) can verify that the implementation behaves correctly for a given bounded test and produce a counterexample trace if it does not.

Our experiments confirm that the *CheckFence* method is very efficient at finding memory-model related bugs. All of the testcases we required to expose missing fences contained fewer than 200 memory accesses and took less than 10 minutes to verify. Furthermore, *CheckFence* proved to be useful to find algorithmic bugs that are not related to the memory model.

#### 1.5 Overview

To facilitate navigation, we provide a brief summary of each of the remaining chapters.

- Chapter 2 lays the technical foundations of our formalization. We establish what we mean by an execution of a program on a multiprocessor, including executions on relaxed memory models.
  - Furthermore, we introduce the logic framework (formulae, vocabularies, valuations, etc.) needed for describing memory model specifications (Section 3.3.1) and our encoding of executions (Section 2.2).
- Chapter 3 introduces relaxed memory models and describes our specification format for axiomatic memory models. We conclude this chapter with a listing of the axiomatic specifications for sequential consistency, *Relaxed*, and the SPARC RMO model.
- Chapter 4 formalizes our notion of programs by introducing an intermediate language called LSL (load-store language) with a formal syntax and semantics. Furthermore, it describes how to unroll programs to obtain finite, bounded versions that can be encoded into formulae.
- Chapter 5 describes how to construct a propositional formula whose solutions correspond to the concurrent execution of an unrolled program on the specified memory model. This encoding lays the technical foundation for our verification method. It also contains a correctness proof (which is partially broken out into Appendix A). The construction of this proof heavily influenced our formalization of concurrent executions and memory traces.
- Chapter 6 introduces concurrent data types and shows how we define correctness and verify it by bounded model checking. This chapter shows how to

assemble the techniques introduced in the earlier chapters, and explains our verification method.

- Chapter 7 describes the *CheckFence* tool, which implements our verification method. We discuss some of the implementation challenges, such as the translation from C to LSL, and how to encode formulae in CNF form suitable for SAT solving.
- Chapter 8 describes the results of our experiments. It lists both qualitative results (bugs we found in the studied implementations), and quantitative results (performance measurements for the *CheckFence* tool). For completeness, we list the C source code of the studied implementations (along with the fences we inserted) in Appendix B.
- Chapter 9 summarizes our contributions and discusses future work.

## Chapter 2

## **Foundations**

In this chapter, we lay the technical foundations of our formalization. We address two topics:

- In Section 2.1, we establish what we mean by an execution of a program on a multiprocessor. While the execution semantics of uniprocessor machines is generally well understood by programmers and well specified by architecture manuals, the situation is less clear for multiprocessors. As we wish to use precise reasoning, we first establish a solid formal foundation for multiprocessor executions.
- In Section 2.2, we present the logic framework needed for describing our encoding. Specifically, we define a syntax and semantics for formulae (featuring types, quantifiers, equality, and limited support for second-order variables). Most of the material in that section is fairly standard and can be skimmed by most readers.

### 2.1 Multiprocessor Executions

To achieve a clean separation between the local program semantics (local program execution for each thread) and the memory model (interaction between different




Figure 2.1: Informal Example: we show two programs on the left, and for each program two possible local memory traces it may produce on the right.

threads via shared memory), we abstractly represent the communication between the program and the memory system using *memory traces*. More specifically, we adopt the following perspective:

- During an execution, each local program performs a logical sequence of load, store, and fence instructions, which can be described abstractly by a *local memory trace*. Fig. 2.1 shows informal examples of programs and some local memory traces they may produce (many others are possible). We define the set *Ltr* of all local traces in Section 2.1.2.
- The memory system combines the local traces into a global memory trace. The global trace specifies for each load where its value originated. The origin of the value can be either a store appearing in one of the local traces, or the initial value of the memory location. Fig. 2.2 shows an informal example of a concurrent program and a global trace that it could possibly exhibit (again, other executions are possible). We define the set *Gtr* of all global traces in Section 2.1.4.

processor 1	processor 2
do {   reg = X; } while (!reg)	X = 0; X = 1;

processor 1	processor 2
load X, 0	store $X$ , 0 store $X$ , 1

Figure 2.2: Informal Example: the concurrent program on the left may produce the global memory trace on the right (among many other possibilities). The arrows indicate for each load where the value was sourced from.

#### **Trace Semantics**

For the purpose of this chapter, we assume an abstract view of programs and memory models. We simply foreshadow the definition of suitable sets Prog, Axm and the semantic functions  $E_L$  and  $E_G$  as follows:

• We assume a definition for the set *Prog* of local programs (defined in Chapter 4) and a function

$$E_L: \operatorname{Prog} \to \mathcal{P}(\operatorname{Ltr} \times \operatorname{Exs})$$

where Ltr is the set of local traces (to be defined in Section 2.1.2 below) and Exs is a set of execution states (to be defined in Chapter 4).  $E_L(p)$  captures the semantics of the program p in the following sense:  $(t, e) \in E_L(p)$  if and only if there is an execution of program p (in some arbitrary environment) that produces the local memory trace t and terminates with execution state e.

• We assume a definition for the set Axm of axiomatic memory model specifications (defined in Chapter 3) and a function

$$E_G: Axm \to \mathcal{P}(Gtr)$$

where Gtr is the set of global traces (to be defined in Section 2.1.4 below).  $E_G(Y)$  captures the semantics of the memory model specification Y in the

following sense:  $T \in E_G(Y)$  if and only if the global trace T is allowed by the memory model Y.

As we formalize the semantics of the memory system and the individual threads separately, they both become highly nondeterministic (because they assume the most general behavior of the environment). For a specific concurrent program and memory model, the executions are much more constrained because the possible traces must simultaneously match the semantics of each individual thread and the memory model. When we encode concurrent executions later on (Chapter 5) we express these individual constraints as formulae that must be simultaneously satisfied.

In the remainder of this section, we formalize the ideas outlined above and conclude with a definition of the set of concurrent executions (Section 2.1.6).

#### 2.1.1 Instructions and Values

To formalize memory traces, we need some preliminary definitions that provide the framework for representing the machine instructions, memory addresses and data values used by a program. We also need to consider the fact that programs may terminate abnormally.

- 1. Memory traces are made up of individual *instructions*. We let  $\mathcal{I}$  be a pool of instruction identifiers. We will use these identifiers to distinguish individual instruction *instances*. Note that a single statement in a program may produce more than one instruction instance<sup>1</sup>:
  - Some statements produce several memory accesses. For example, if x, y are variables residing in memory, the assignment x = y + 1 first loads the location y, then adds 1, then stores the result to location x, thus producing both a load and a store instruction.

<sup>&</sup>lt;sup>1</sup>Computer architects sometimes use a terminology that distinguishes between "static" and "dynamic" instructions to express this concept.

• Program statements may be executed more than once if they appear within a loop or a recursive procedure. Each time it gets executed, a statement produces fresh instruction instances.

We keep identifiers unique within an execution, and say 'instruction' short for 'instruction identifier' or 'instruction instance'.

2. There are different types of instructions. For our purposes, we care about instructions that are relevant for the memory model only and define the following types: Cmd = {load, store, fence}. We let the type of each instruction be defined by the function cmd : \( \mathcal{T} \rightarrow Cmd \).

We assume that  $cmd^{-1}(c)$  is infinite for all all  $c \in Cmd$ , so there is an infinite supply of instruction identifiers for each type. For notational convenience, we define the following functions on sets of instructions:

```
\begin{array}{llll} loads & : & \mathcal{P}(\mathcal{I}) \to \mathcal{P}(\mathcal{I}) & loads(I) & = & \{i \in I \mid cmd(i) = load\} \\ stores & : & \mathcal{P}(\mathcal{I}) \to \mathcal{P}(\mathcal{I}) & stores(I) & = & \{i \in I \mid cmd(i) = store\} \\ fences & : & \mathcal{P}(\mathcal{I}) \to \mathcal{P}(\mathcal{I}) & fences(I) & = & \{i \in I \mid cmd(i) = fence\} \\ accesses & : & \mathcal{P}(\mathcal{I}) \to \mathcal{P}(\mathcal{I}) & accesses(I) & = & loads(I) \cup stores(I) \end{array}
```

- 3. We let *Val* denote the set of values that appear in the traces. We give a full definition of *Val* in Section 4.2. For now, we only state its properties as far as they are relevant for understanding this section:
  - ullet Val can represent address and data values used by programs
  - ullet Val contains a special value ot to represent an undefined value

#### 2.1.2 Local Memory Traces

A local memory trace describes the logical sequence of memory instructions issued by the local program, and it includes the specific values that are loaded and stored, and the addresses of all accessed memory locations. It is defined as follows:

**Definition 1** A local memory trace is a tuple  $\mathbf{t} = (I, \prec, adr, val)$  such that

- $I \subset \mathcal{I}$  is a set of instructions
- $\bullet$   $\prec$  is a total order over I (called the program order)
- adr is a function of type  $accesses(I) \rightarrow Val$
- val is a function of type  $accesses(I) \rightarrow Val$

Let Ltr be the set of all local traces. Let  $\mathbf{t}^0$  be the local trace for which  $I = \emptyset$ .

For an instruction i, adr(i) is the address of the accessed memory location, and val(i) is the value loaded or stored.

#### 2.1.3 Local Trace Semantics

What memory traces are possible depends on the local program. The same local program may exhibit many different memory traces, because the details of its execution (say, the path taken) usually depends on the behavior of other threads. We account for this nondeterministic behavior by defining the *trace semantics* of a program to be the set of all memory traces that the program may exhibit *in an arbitrary environment*. This set must cover all local program executions, for arbitrary values returned by each load: when running in an arbitrary environment, other threads may store any value to any location at any time, so a load may return any value.

In Chapter 4, we will formally define the set Prog of local programs, the set Exs of execution states and the semantic function  $E_L : Prog \to \mathcal{P}(Ltr \times Exs)$  such that  $(t, e) \in E_L(p)$  if and only if there is an execution of program p (in some arbitrary environment) that produces the local memory trace t and terminates with execution state e.

#### 2.1.4 Global Memory Traces

A global memory trace is somewhat similar to a local trace, but with a few important differences. First of all, the trace contains instructions from different processors. As a result, the program order is no longer a total order, but a partial order. Moreover, a global trace specifies for each load where the loaded value originated. A loaded value may originate from some prior store in the trace (if that store targeted the same address), or it may be the initial value of the loaded memory location (which we represent using the special value  $\perp$ ). Note that a global trace does *not* specify any temporal relationships between the instructions, only the logical relationship between loads and the stores they get their value from.

**Definition 2** A global trace is a tuple  $T = (I, \prec, proc, adr, val, seed, stat)$  such that

- $I \subset \mathcal{I}$  is a set of instructions
- $\prec$  is a partial order over I
- ullet proc is a function of type  $I \to \mathbb{N}$  (the processor issuing the instruction)
- $\prec$  is a total order on  $proc^{-1}(k)$  for each  $k \in \mathbb{N}$
- adr is a function of type  $accesses(I) \rightarrow Val$
- ullet val is a function of type  $accesses(I) \rightarrow Val$
- seed is a partial function of type  $loads(I) \rightarrow stores(I)$
- if seed(l) = s, then adr(l) = adr(s) and val(l) = val(s)
- if  $l \in (loads(I) \setminus dom\ seed)$ , then  $val(l) = \bot$
- stat is a partial function of type  $\mathbb{N} \to \operatorname{Exs} \operatorname{such} \operatorname{that} (\operatorname{rg} \operatorname{proc} \subset \operatorname{dom} \operatorname{stat})$

Let Gtr be the set of all global traces. Let  $T^0$  be the global trace for which  $I = \emptyset$ .

We can project a global trace onto its local components as follows:

**Definition 3** For a global trace  $T \in Gtr$  and an integer  $k \in \mathbb{N}$  define the projection  $\pi_k(T)$  of T onto processor k to be the tuple  $(I', \prec', adr', val')$  where

- $I' = \{i \in I \mid proc(i) = k\}$
- $\prec' = \prec |_{(I' \times I')}$
- $adr' = adr|_{I'}$
- $val' = val|_{I'}$

It follows directly from the definition that for any global trace T, the projection  $\pi_k(T)$  is a local trace.

#### 2.1.5 Memory Model Semantics

The memory model defines restrictions on what global traces are possible. For example, the simplest memory model (sequential consistency) requires that the global trace is consistent with some *interleaving* of the local traces. However, not all memory models are that strict. We will discuss this topic in more detail in Chapter 3 where we define the set Axm of axiomatic memory model specifications and the semantic function  $E_G: Axm \to \mathcal{P}(Gtr)$  such that  $T \in E_G(Y)$  if and only if the global trace T is allowed by the memory model Y.

#### 2.1.6 Concurrent Executions

We can now bring together the notions of programs, memory models, and executions. First we define concurrent programs.

**Definition 4** A concurrent program is a tuple  $P = (p_1, ..., p_n)$  such that  $n \ge 0$  and for each  $i, p_i \in Prog$  is a local program.

We now conclude this section with the definition of concurrent executions.

**Definition 5** For a concurrent program  $P = (p_1, ..., p_n)$  and a memory model Y, define the set E(P, Y) of concurrent executions of P on Y to consist of all global traces  $\mathbf{T} = (I, \prec, proc, adr, val, seed, stat)$  that satisfy the following conditions:

- $T \in E_G(Y)$
- for all  $k \in \{1, ..., n\}$ , we have  $(\pi_k(\mathbf{T}), stat(k)) \in E_L(p_k)$
- for all other k,  $\pi_k(\mathbf{T}) = \mathbf{t}^0$

Because memory models are nondeterministic, there are typically many executions for a given program P. Reasonable memory models will likely satisfy additional properties (for example, all programs P should have at least one execution).

#### 2.2 Formulae

In this section, we establish the logical framework for formulae. Most of this material is fairly standard; we start with a quick informal overview which is likely to be sufficient for most readers.

We construct formulae and terms over a vocabulary of set symbols  $\mathcal{S}$ , typed function symbols  $\mathcal{F}$  and typed variable symbols  $\mathcal{V}$ , using the syntax shown in Fig. 2.3. For some interpretation  $\llbracket.\rrbracket$  of  $\mathcal{S} \cup \mathcal{F}$  and a valuation  $\nu$  of the variables in  $\mathcal{V}$ , we then define the evaluation function  $\llbracket\phi\rrbracket^{\nu}$  on a formula or term  $\phi$  in the usual way.

The following points of interest are marked by an asterisk (\*) in Fig. 2.3:

- We provide an (if-then-else) construct  $\phi$ ?  $\phi_1$ :  $\phi_2$  which evaluates to either  $\phi_1$  or  $\phi_2$ , depending on whether  $\phi$  evaluates to true or false, respectively.
- We provide a limited quantifier syntax (∀ p X : φ) and (∃ p X : φ), where p is a predicate that restricts the range over which the variable X is being quantified. The reason is that we use these quantifiers when expressing memory model axioms (Section 3.3.1). Our encoding does not support arbitrary quantification, but requires that the quantifiers range over subsets of instructions in the trace (which are finite). Using this syntax, we can control the range of quantifiers by limiting the predicates that are available in the vocabulary.
- We provide second-order relation variables.

For completeness, we provide a more formal exposition of these concepts in the remainder of this section. We encourage the reader to skim the details.

### 2.2.1 Vocabularies

To construct formulae, we need some elementary symbols to represent sets, functions, relations, and variables. Such symbols are provided by the vocabulary, defined as follows:

**Definition 6** An uninterpreted vocabulary is a tuple  $\sigma = (\mathcal{S}, \mathcal{F}, \mathcal{V})$  where

- S is a set of set symbols.
- We define types as follows: a type T is of the form

$$T ::= bool \mid S \mid S_1 \times \cdots \times S_k \rightarrow bool \mid S_1 \times \cdots \times S_k \rightarrow S$$
 where  $k \geq 1$  and  $S, S_1, \ldots, S_k \in \mathcal{S}$ .

- $\mathcal{F}$  is a set of typed function symbols. We let  $\mathcal{F}^T$  be the functions of type T.
- $\mathcal{V}$  is a set of typed variable symbols. We let  $\mathcal{V}^T$  be the variables of type T.
- ullet the sets  $\mathcal{S}, \mathcal{F}, \mathcal{V}$  are pairwise disjoint

An uninterpreted vocabulary does not assume any particular meaning of the symbols. If we wish to establish such a meaning, we use an interpretation, defined as follows:

**Definition 7** Given an uninterpreted vocabulary  $\sigma$ , define an interpretation to be a function  $\llbracket . \rrbracket$  on  $(S \cup \mathcal{F})$  that "interprets" the symbols as follows:

- each set symbol  $S \in \mathcal{S}$  is mapped to a set  $[\![S]\!]$
- each constant  $c \in \mathcal{F}^S$  is mapped to an element  $[\![c]\!] \in [\![S]\!]$
- each constant  $c \in \mathcal{F}^{bool}$  is mapped to a truth value  $[\![c]\!] \in \{\text{false, true}\}$

(set)	S	$\in$	$\mathcal{V}$
(function of type $T$ )	$f^T$	$\in$	$\mathcal{F}^T$
(variable of type $T$ )	$X^T$	$\in$	$\mathcal{V}^T$
(term of type S) (term constant) (term variable) (function) *(if-then-else)	$\phi^S$	€ ::=	$\mathcal{T}^{S}$ $f^{S}$ $\mid X^{S}$ $\mid f^{S_{1} \times \cdots \times S_{k} \to S}(\phi_{1}^{S_{1}}, \dots, \phi_{k}^{S_{k}})$ $\mid \phi ? \phi_{1}^{S} : \phi_{2}^{S}$
(boolean formula)  (false)  (true)  (negation)  (conjunction)  (disjunction)  (implication)  (equivalence)  *(forall)  *(exists)  (equality)  (boolean constant)  (boolean variable)  (relation)  *(relation variable)	φ	€ ::=	$T^{bool}$ $false$ $  true$ $  \neg \phi$ $  \phi_1 \wedge \phi_2$ $  \phi_1 \vee \phi_2$ $  \phi_1 \Rightarrow \phi_2$ $  \phi_1 \Leftrightarrow \phi_2$ $  \forall f^{S \to bool} X^S : \phi$ $  \exists f^{S \to bool} X^S : \phi$ $  \exists f^{S \to bool} X^S : \phi$ $  \phi_1^S = \phi_2^S$ $  f^{bool}$ $  X^{bool}$ $  X^{S_1 \times \dots \times S_k \to bool}(\phi_1^{S_1}, \dots, \phi_k^{S_k})$ $  X^{S_1 \times \dots \times S_k \to bool}(\phi_1^{S_1}, \dots, \phi_k^{S_k})$

Figure 2.3: The syntax for formulae over a vocabulary  $(\mathcal{S}, \mathcal{F}, \mathcal{V})$ .

- each function  $f \in \mathcal{F}^{S_1 \times \dots \times S_k \to S}$  is mapped to a function  $\llbracket f \rrbracket : \llbracket S_1 \rrbracket \times \dots \times \llbracket S_n \rrbracket \to \llbracket S \rrbracket$
- each predicate  $p \in \mathcal{F}^{S_1 \times \cdots \times S_k \to bool}$  is mapped to a function  $\llbracket p \rrbracket : \llbracket S_1 \rrbracket \times \cdots \times \llbracket S_n \rrbracket \to \{ \text{false, true} \}$

The combination of a vocabulary and an interpretation is called an interpreted vocabulary.

**Definition 8** An interpreted vocabulary is a tuple  $\sigma = (S, \mathcal{F}, \mathcal{V}, [\![.]\!])$  such that  $(S, \mathcal{F}, \mathcal{V})$  is an uninterpreted vocabulary and  $[\![.]\!]$  is an interpretation for the latter.

# 2.2.2 Formula Syntax

We now introduce the formula syntax.

**Definition 9** Given a vocabulary (S, F, V), define

- ullet the set of boolean formulae  $\mathcal{T}^{\mathrm{bool}}$
- for each set symbol S, the set  $\mathcal{T}^S$  of terms of type S

recursively as specified in Fig. 2.3.

We define free variables as usual.

**Definition 10** Given a vocabulary  $\sigma$ , define the set of free variables  $FV(\phi)$  of a formula or term  $\phi$  inductively as follows:

- $FV(true) = FV(false) = \emptyset$
- $FV(\neg \phi) = FV(\phi)$
- $FV(\phi_1 \wedge \phi_2) = FV(\phi_1) \cup FV(\phi_2)$
- $FV(\phi_1 \lor \phi_2) = FV(\phi_1) \cup FV(\phi_2)$
- $FV(\phi_1 \Rightarrow \phi_2) = FV(\phi_1) \cup FV(\phi_2)$

- $FV(\phi_1 \Leftrightarrow \phi_2) = FV(\phi_1) \cup FV(\phi_2)$
- $FV(\forall p \ X : \phi) = FV(\phi) \setminus \{X\}$
- $FV(\exists p \ X : \phi) = FV(\phi) \setminus \{X\}$
- $FV(\phi_1 = \phi_2) = FV(\phi_1) \cup FV(\phi_2)$
- $FV(\phi ? \phi_1 : \phi_2) = FV(\phi) \cup FV(\phi_1) \cup FV(\phi_2)$
- $FV(X) = \{X\}$
- $FV(f) = \emptyset$
- $FV(X(\phi_1,\ldots,\phi_k)) = \{X\} \cup FV(\phi_1) \cup \cdots \cup FV(\phi_k)$
- $FV(f(\phi_1, \dots, \phi_k)) = FV(\phi_1) \cup \dots \cup FV(\phi_k)$

A formula  $\phi$  is called closed if  $FV(\phi) = \emptyset$ .

### 2.2.3 Evaluation of Formulae

We can now conclude this chapter with a definition of valuations, and what it means to evaluate a formula for a given valuation.

**Definition 11** Given an interpreted vocabulary  $\sigma$ , define a valuation  $\nu$  to be a partial function on  $\mathcal{V}$  which assigns values to variable symbols as follows:

- each term variable  $X \in \mathcal{V}^S$  is mapped to an element  $\nu(X) \in \llbracket S \rrbracket$
- each boolean variable  $X \in \mathcal{V}^{bool}$  is mapped to truth value  $\nu(X) \in \{\text{false, true}\}$
- each function variable  $X \in \mathcal{V}^{S_1 \times \cdots \times S_k \to S}$  is mapped to a function  $\nu(X) : [S_1] \times \cdots \times [S_n] \to [S]$
- each predicate variable  $X \in \mathcal{V}^{S_1 \times \cdots \times S_k \to bool}$  is mapped to a function  $\nu(X) : [S_1] \times \cdots \times [S_n] \to \{false, true\}$

**Definition 12** Given an interpreted vocabulary  $\sigma$  and a valuation  $\nu$ , we define the evaluation function  $\llbracket \phi \rrbracket^{\nu}$  of a formula or term  $\phi$  that satisfies  $FV(\phi) \subset \operatorname{dom} \nu$  inductively as follows:

• 
$$[false]^{\nu} = false$$

• 
$$[true]^{\nu} = true$$

$$\bullet \ \llbracket \neg \phi \rrbracket^{\nu} = \neg \llbracket \phi \rrbracket^{\nu}$$

• 
$$[\![\phi_1 \wedge \phi_2]\!]^{\nu} = [\![\phi_1]\!]^{\nu} \wedge [\![\phi_2]\!]^{\nu}$$

• 
$$[\![\phi_1 \lor \phi_2]\!]^{\nu} = [\![\phi_1]\!]^{\nu} \lor [\![\phi_2]\!]^{\nu}$$

• 
$$[\![\phi_1 \Rightarrow \phi_2]\!]^{\nu} = \neg [\![\phi_1]\!]^{\nu} \vee [\![\phi_2]\!]^{\nu}$$

• 
$$\llbracket \phi_1 \Leftrightarrow \phi_2 \rrbracket^{\nu} = \begin{cases} \text{true } \text{if } \llbracket \phi_1 \rrbracket^{\nu} = \llbracket \phi_2 \rrbracket^{\nu} \\ \text{false } \text{otherwise} \end{cases}$$

• 
$$\llbracket \forall \ p \ X^S : \phi \rrbracket^{\nu} = \begin{cases} \text{true} \quad \text{if } (\llbracket p(X^S) \Rightarrow \phi \rrbracket^{\nu[X^S \mapsto x]} = \text{true}) \text{ for all } x \in \llbracket S \rrbracket \\ \text{false} \quad \text{otherwise} \end{cases}$$

$$\bullet \ [\![\exists \ p \ X^S : \phi]\!]^{\nu} = \begin{cases}
\text{false otherwise} \\
\text{false otherwise}
\end{cases}$$

$$\bullet \ [\![\exists \ p \ X^S : \phi]\!]^{\nu} = \begin{cases}
\text{true } if ([\![p(X^S) \land \phi]\!]^{\nu[X^S \mapsto x]} = \text{true}) \text{ for some } x \in [\![S]\!] \\
\text{false otherwise}
\end{cases}$$

• 
$$\llbracket \phi_1 = \phi_2 \rrbracket^{\nu} = \begin{cases} \text{true } \text{if } \llbracket \phi_1 \rrbracket^{\nu} = \llbracket \phi_2 \rrbracket^{\nu} \\ \text{false } \text{otherwise} \end{cases}$$

• 
$$\llbracket \phi ? \phi_1 : \phi_2 \rrbracket^{\nu} = \begin{cases} \llbracket \phi_1 \rrbracket^{\nu} & if (\llbracket \phi \rrbracket^{\nu} = true) \\ \llbracket \phi_2 \rrbracket^{\nu} & otherwise \end{cases}$$

$$\bullet \ [\![X]\!]^\nu = \nu(X)$$

$$\bullet \ \llbracket f \rrbracket^{\nu} = \llbracket f \rrbracket$$

• 
$$[X(\phi_1, \dots, \phi_k)]^{\nu} = \nu(X)([\phi_1]^{\nu}, \dots, [\phi_k]^{\nu})$$

• 
$$[\![f(\phi_1,\ldots,\phi_k)]\!]^{\nu} = [\![f]\!]([\![\phi_1]\!]^{\nu},\ldots,[\![\phi_k]\!]^{\nu})$$

# Chapter 3

# Memory Models

In this chapter, we introduce the reader to memory models and describe our specification format for axiomatic memory models. It is structured as follows:

- Section 3.1 provides a brief introduction to memory models. We give some background information about the underlying motivations for relaxed memory models, and we provide an informal description of the most common relaxations.
- Section 3.2 describes the two memory models that were most important for our work: sequential consistency (which is the strictest model and does not relax any of the ordering guarantees), and *Relaxed* (which is a weak model that we use as a simple, conservative approximation for several relaxed models).
- Section 3.3 describes the basic format of axiomatic specifications that we use to define memory models. For illustration purposes, we show how to express sequential consistency in this format.
- Section 3.4 describes how we extend the basic format to include atomic blocks, fences, and control- or data-dependencies.

- Section 3.5 introduces the specification format used by our *CheckFence* tool, and gives the full axiomatic specifications for sequential consistency and *Relaxed*.
- Section 3.6 shows and discusses our formalization of the SPARC RMO model.

# 3.1 Introduction

Memory models describe how to generalize the semantics of memory accesses in a von Neumann architecture to a setting where several processors access a shared memory concurrently. Memory models specify the behavior of loads and stores to shared memory locations, and their interplay with special fence and synchronization operations.

The simplest memory model is *Sequential Consistency* [44], which specifies that a multiprocessor should execute like a single processor that interleaves the loads and stores of the different threads nondeterministically, yet preserves their relative order within each thread.

Although sequential consistency is simple to understand and popular with programmers, most commercially available multiprocessors do not support it. The reason is that it comes with a price: the memory system hardware is forced to maintain global ordering properties even though the vast majority of all memory accesses do not require such strict guarantees (usually, the ordering guarantees are important only with respect to accesses that serve a synchronization purpose).

For that reason, hardware architects tend to prefer *Relaxed Memory Models* [2] that provide more freedom for the hardware to optimize performance by reordering accesses opportunistically. Many different kinds of memory models have been formulated for various purposes [65]. We focus our attention on hardware-level memory models for multiprocessor architectures where the following three relaxations are common:

Initially: A = Flag = 0

thread 1	thread 2
store A, 1	load Flag, 1
store Flag, 1	1 load A, 0

Figure 3.1: An execution trace that is not sequentially consistent, but allowed on relaxed memory models that allow out-of-order execution (and may swap either the stores in thread 1 or the loads in thread 2).

Out-of-order execution. Modern processors may execute instructions out of order where it can speed up execution. On uniprocessors, these "tricks" are completely invisible to the programmer, but on multiprocessors, they become visible in some cases, because the order in which loads and stores commit to memory can be observed by a remote processor. Fig. 3.1 shows an example of a relaxed execution that could be caused either by out-of-order stores, or out-of-order loads.

Store Buffers. On most architectures, stores do not commit atomically; when executed, they update a local buffer first (a store queue or a memory order buffer) before they become visible to other processors. Subsequent loads by the same processor 'see' the store (an effect called *store-load forwarding*) even if it hasn't committed globally yet.

No Global Store Order. Some architectures allow stores to different addresses to happen in an order that is not globally consistent. This means that different processors may observe such stores in a different order.

Of course, if a processor could reorder instructions at will, it would be impossible to write meaningful programs. The relaxations are therefore formulated with the following goals in mind:

- 1. Single processor semantics must be preserved; if each processor executes an independent program, the results are the same as if each program were executed separately on a uniprocessor.
- 2. If all accesses to shared memory locations are fully synchronized (i.e., guarded by critical sections or other suitable synchronization constructs), the memory model should be indistinguishable from sequential consistency.
- 3. Special memory ordering instructions (called memory fences, memory barriers, or memory synchronization instructions) are provided, which can be used to selectively avoid out-of-order execution, or to flush store buffers. Such instructions allow the implementation of mutual exclusion locks that have the desired property as stated above. To avoid confusion with cross-thread synchronization barriers or with synchronization operations such as test-and-set or compare-and-swap, we consistently use the term memory ordering fences or just fences to refer to such instructions.

Most architecture manuals provide some code examples to illustrate the use of fences, and include code for a simple spinlock that can be used to build critical sections. The precise name and semantics of the fences vary across architectures (for example, some of the fence instructions are called: MB, WMB on Alpha; sync, lwsync, eieio on PowerPC; load-load/load-store/store-load/store-store fences on SPARC; mf on Itanium, etc.)

# 3.2 Memory Model Examples

In this section, we present formal presentations of the two main memory models we used. The first one is the classic *sequential consistency* [44], which requires that the loads and stores issued by the individual threads are interleaved in some global,

Initially: $X = Y = 0$		
thread 1	thread 2	
X = 1	$r_1 = Y$	
Y = 1	$r_2 = X$	
Eventually: $r_1 = 1$ , $r_2 = 0$		

Figure 3.2: An execution trace that is not sequentially consistent, but allowed by *Relaxed*, because the latter may swap the order of the stores in thread 1, or the order of the loads in thread 2.

total order. Sequential consistency is the easiest to understand; however, it is not guaranteed by most multiprocessors.

The second memory model we describe in this section is *Relaxed* [8]. The purpose of this model is to provide an abstract, conservative approximation of several commonly used memory models. Of the relaxations listed above, it models the first two (out-of-order execution and store buffers), but not the third (it does assume that stores are globally ordered). Specifically, the relaxations permit (1) reorderings of loads and stores to different addresses, (2) buffering of stores in local queues, (3) forwarding of buffered stores to local loads, (4) reordering of loads to the same address, and (5) reordering of control- or data-dependent instructions.

To illustrate some of the relaxations, we now discuss a few examples. Such examples are often called *litmus tests* and are included as part of the official memory model specification.

- The execution trace in Fig. 3.2 illustrates how out-of-order execution may become visible to the programmer. The values loaded by thread 2 are not consistent with any sequentially consistent execution, but may result from a reordering of the stores by thread 1 or a reordering of the loads by thread 2.
- The trace in Fig. 3.3 illustrates how fences can prevent out-of-order execution. It shows the same sequence of loads and stores as the previous example, but with two fences inserted: a store-store fence that enforces the order of preceding

Initially: X = Y = 0

· J	=
thread 1	thread 2
X = 1	$r_1 = Y$
store-store fence	load-load fence
Y = 1	$r_2 = X$

Eventually:  $r_1 = 1$ ,  $r_2 = 0$ 

Figure 3.3: An execution trace that is not allowed by *Relaxed* because neither the stores in thread 1 nor the loads in thread 2 may be reordered due to the respective fences.

Initially: X = Y = 0

,	=
thread 1	thread 2
	Y = 2
X = 1	$r_1 = Y$
store-store fence	load-load fence
Y = 1	$r_2 = X$

Eventually:  $r_1 = 2, r_2 = 0, Y = 2$ 

Figure 3.4: An execution trace that is not sequentially consistent, but allowed by *Relaxed*, because the latter allows store-load forwarding.

and succeeding stores, and a load-load fence that enforces the order of preceding and succeeding loads. These fences prevent this trace on *Relaxed*.

- The trace in Fig. 3.4 illustrates store-load forwarding. The value 2 stored by (Y = 2) is loaded by  $(r_1 = Y)$  while the store is still sitting in the store buffer. Thus, it is possible for the store (Y = 2) to take global effect after the load  $(r_1 = Y)$ . Without store-load forwarding, this trace is impossible because
  - -(Y=2) must happen before  $(r_1=Y)$ .
  - $-(r_1 = Y)$  must happen before  $(r_2 = X)$  because of the load-load fence.
  - $-(r_2 = X)$  must happen before (X = 1) because it loads value 0, not 1.
  - -(X=1) must happen before (Y=1) because of the store-store fence.

Initially: X = Y = 0

thread 1	thread 2	thread 3	thread 4
X = 1	Y = 1	$r_1 = X$	$r_3 = Y$
		load-load fence	load-load fence
		$r_2 = Y$	$r_4 = X$

Eventually:  $r_1 = r_3 = 1$ ,  $r_2 = r_4 = 0$ 

Figure 3.5: An execution trace that is theoretically possible on PPC, IA-32, and IA-64, but not allowed by *Relaxed* because the latter requires that all stores be globally ordered.

This implies that (Y = 2) must happen before (Y = 1) which contradicts the final value 2 of Y.

• The trace in Fig. 3.5 illustrates an execution without a globally consistent ordering of stores. The threads 3 and 4 observe a different ordering of the stores (X = 1) and (Y = 1). We do not include this relaxation in *Relaxed*, which is thus not quite as weak as IBM PowerPC [24], IA-32 [38], or IA-64 [39]. It remains on our list of future work to explore the impact of non-global store orders on the correctness of implementations.

# 3.2.1 Formal Specification

Clearly, memory models can not be completely and precisely specified by giving examples only. Because precise specifications are an absolute prerequisite for formal verification, we now proceed to a formal definition of sequential consistency and Relaxed. We use the formal framework for multiprocessor executions introduced in Sections 2.1.4 and 2.1.5. Briefly summarized, we define executions as tuples  $(I, \prec, proc, adr, val, seed, stat)$  where I is the set of instructions in the global trace,  $i \prec j$  iff i precedes j in program order, proc(i) is the processor that issued instruction i, adr(i) and val(i) are the address and data values of instruction i, seed is a partial function that maps loads to the store that sources their value, and stat is irrelevant

for this chapter. A memory model is then simply a predicate on execution traces (that is, specifies which global traces are possible and which ones are not).

The axiomatic format of the definitions below foreshadows our generic specification format which lets the user specify the memory model directly, as we describe Section 3.3. To keep the definitions below as simple as possible, we omit atomic blocks and use a single type of fence only; we describe the full formalization later, in Sections 3.4 and 3.5.

### 3.2.2 Sequential Consistency (SeqCons)

A global trace  $T = (I, \prec, proc, adr, val, seed, stat)$  is sequentially consistent if and only if there exists a total order  $<_M$  over accesses(I), called the memory order, such that the following conditions hold:

For each load  $l \in loads(I)$ , let S(l) be the set of stores that are "visible" to l:

$$S(l) = \{ s \in stores(I) \mid adr(s) = adr(l) \land (s <_M l) \}$$

Then the following axioms must be satisfied:

- (A1) if  $x \prec y$ , then  $x <_M y$
- (A2) if seed(l) = s, then  $s \in S(l)$
- (A3) if  $s \in S(l)$  but not seed(l) = s, then there must exist an  $s' \in stores(I)$  such that seed(l) = s' and  $s <_M s'$ .

### 3.2.3 Relaxed

A global trace  $T = (I, \prec, proc, adr, val, seed, stat)$  is permitted by the memory model Relaxed if and only if there exists a total order  $<_M$  over accesses(I), called the memory order, such that the following conditions hold:

For each load  $l \in loads(I)$ , let S(l) be the set of stores that are "visible" to l:

$$S(l) = \{ s \in stores(I) \mid adr(s) = adr(l) \land ((s <_M l) \lor (s \prec l)) \}$$

Then the following axioms must be satisfied:

- (A1) if  $x \prec y$ , adr(x) = adr(y), and cmd(y) = store, then  $x <_M y$
- (A2) if seed(l) = s, then  $s \in S(l)$
- (A3) if  $s \in S(l)$  but not seed(l) = s, then there must exist a  $s' \in stores(I)$  such that seed(l) = s' and  $s <_M s'$ .
- (A4) if  $x, y \in accesses(I)$  and  $f \in fences(I)$  and  $x \prec f \prec y$ , then  $x <_M y$ .

### Discussion

The model *Relaxed* shows a structure that is very similar to sequential consistency (Section 3.2.2), and is best understood by comparing the differences:

- Axiom (A1) has been weakened to allow the memory order to be different from the program order. The program order is only enforced if both accesses go to the same address (we call such accesses aliased for short), and only if the second access is a store. These are the minimal guarantees necessary to maintain single-processor semantics: we may not reorder aliased stores, nor can we reorder a load past a subsequent aliased store. However, we do allow a store to be reordered past a subsequent aliased load, because the value will get forwarded from the store to the load (see next bullet). We also allow two aliased loads to get reordered.
- We enlarge the set S(l) of stores that are visible to a load, in order to allow forwarding of values from stores sitting in a store buffer to subsequent aliased loads by the same processor. S(l) now also contains stores that precede a load in program order  $(s \prec l)$  but are performed globally only after the load is performed  $(l <_M s)$ .
- We added axiom (A4) has been added to describe the semantics of fences (there is no need for fences on sequentially consistent machines).




Figure 3.6: A comparison of various memory models.

### 3.2.4 Comparing Memory Models

Memory models can be directly compared in terms of the execution traces they allow. We call a model Y stronger than another model Y' if  $Y \subset Y'$ . For example, sequential consistency is stronger than Relaxed (because any sequentially consistent global trace satisfies the axioms for Relaxed as well).

We show a graphic representation that compares the sets of executions of *Relaxed* and other memory models in Fig. 3.6. The purpose of *Relaxed* is to provide a common, conservative approximation of several memory models (Sun SPARC v9 TSO/PSO/RMO [72], Alpha [13], and IBM 370/390/zArchitecture [41]). All of these models are stronger than *Relaxed*, which implies that once code runs correctly on *Relaxed*, it will run correctly on each of the former.

However, *Relaxed* is not strictly weaker than the official PowerPC [24], IA-64 [39] and IA-32 [38] models because it globally orders all stores (the execution in Fig. 3.5 illustrates this point). Even so, *Relaxed* still captures the most important

relaxations of those models (store buffers and out-of-order execution) and is useful in determining where to place fences.

# 3.3 Specification Format

After we studied a number of relaxed memory models in various architecture manuals, it became clear that there are many subtle differences between them. Although our model *Relaxed* is a useful pragmatic approximation, we sometimes wish to specify the memory model more precisely or play with the details of the definitions. Of particular interest are support for ordering constraints created by data or control dependencies, and support for memory models that do not rely on a globally consistent store order.

We therefore developed a generic axiomatic format for specifying memory models that generalizes the format of the axiomatic definitions for sequential consistency and *Relaxed* we used in Section 3.2.1 and provides the desired flexibility.

# 3.3.1 Axiomatic Memory Model Specifications

We now describe our format for specifying memory models. Our memory model specifications use boolean formulae to constrain the global traces. Traditionally, this style of specification is called "axiomatic", and we call the formulae *axioms*.

First, in order to write axioms that express constraints over global traces, we introduce symbols that express properties of the global trace as defined in Section 2.1.4. We need predicates that capture the type of a given instruction, and relations to express the program order, whether two accesses are aliased (go to the same memory location), and the partial function *seed* which assigns to each load the store that sourced its value.

**Definition 13** Define a memory model vocabulary to be a vocabulary  $\sigma = (S, \mathcal{F}, \mathcal{V})$  (as defined in Section 2.2.1) that contains the following set and function symbols:

$$\{instr\} \subset \mathcal{S}$$

$$\{load, store, fence, access\} \subset \mathcal{F}^{instr \to bool}$$

$$\{progorder, aliased, seed\} \subset \mathcal{F}^{instr \times instr \to bool}$$

Throughout the rest of this document, we assume that we are working with some fixed memory model vocabulary  $\sigma = (\mathcal{S}, \mathcal{F}, \mathcal{V})$ . We will thus not bother to mention it explicitly in every definition.

Axiomatic memory models may contain one or more existentially quantified second-order variables. For example, a global trace is defined to be sequentially consistent if and only if there exists a total order over the memory accesses, subject to some constraints (see Section 3.2.2). We formalize such ordering relations as relation variables over instructions. This leads to the following definition:

**Definition 14** An axiomatic memory model specification Y is a tuple  $Y = (\mathcal{R}, \phi_1, \dots, \phi_k)$  such that  $(k \ge 0)$  and

- $\mathcal{R} \subset \mathcal{V}^{instr \times \cdots \times instr \rightarrow bool}$  is a set of relation variables
- $\phi_1, \ldots, \phi_k \in \mathcal{T}^{\text{bool}}$  are formulae with syntax as shown in Fig. 3.7. We call them axioms.
- $FV(\phi_1) \cup \cdots \cup FV(\phi_k) \subset \mathcal{R}$

We let Axm be the set of all axiomatic memory model specifications.

Note that the syntax for axioms as shown in Fig. 3.7 is a specialization of the general syntax for formulae and terms we defined in Fig. 2.3 (Section 2.2.2) with the following restrictions:

• We may use only the set and function symbols listed in Def. 13.

(predicate)	p	$\in$	$\mathcal{F}^{instr o bool}$
(load)		::=	load
(store)			store
(access)			access
(fence)			fence
(binary relation)	b	$\in$	$\mathcal{F}^{ ext{instr}  imes  ext{instr}  o bool}$
(program order)		::=	progorder
(aliased)			aliased
(seed)			seed
(relation variable)	R	$\in$	$\mathcal{V}^{instr  imes \dots  imes instr  o bool}$
(instruction variable)	X	$\in$	$\mathcal{V}^{instr}$
(formula)	φ	$\in$	$\mathcal{T}^{\mathrm{bool}}$
(false)		::=	false
(true)			true
(negation)			$ \neg \phi $
(conjunction)			$\phi_1 \wedge \phi_2$
(disjunction)			$ \phi_1 \lor \phi_2 $
(implication)			$\phi_1 \Rightarrow \phi_2$
(equivalence)			$\phi_1 \Leftrightarrow \phi_2$
(forall)			$\mid \forall \ p \ X : \phi$
(exists)			$\exists p \ X : \phi$
(equality)			$X_1 = X_2$
(predicate)			p(X)
(binary relation)			$b(X_1, X_2)$
(relation variable)			$R(X_1,\ldots,X_k)  (k\geq 1)$

Figure 3.7: The abstract syntax for memory model axioms.

- We may use only variables of type instr and instr  $\times \cdots \times$  instr  $\rightarrow$  bool.
- All terms of type *instr* must be variables.

We use the same limited quantifier syntax  $(\forall p \ X : \phi)$  and  $(\exists p \ X : \phi)$ , where p is a predicate that restricts the range over which the variable X is being quantified. This implies that the quantifiers may range only over subsets of instructions in the trace (which are finite).

### Interpretation

We now define how to interpret an axiomatic specification. To do so, we need to define the function

$$E_G: Axm \to \mathcal{P}(Gtr)$$

such that  $E_G(Y)$  is the set of global traces that are allowed by the specification Y. First, we define how to interpret the symbols of the memory model signature for a given global trace T. The symbol instr represents the the set of instructions in the trace, the predicates load, store, fence, access distinguish the type of an instruction, the relation progorder represents the program order, the relation seed represents the partial function seed, and the relation aliased represents whether two instructions are aliased memory accesses.

**Definition 15** For a global trace  $\mathbf{T} = (I, \prec, proc, adr, val, seed, stat)$  and a memory model vocabulary  $\sigma$ , define the interpretation  $[\![.]\!]_{\mathbf{T}}$  as follows:

- $[instr]_T = I$
- $\bullet \ [\![ load ]\!]_{\boldsymbol{T}} \ is \ the \ function \ that \ maps \ i \mapsto (i \in loads(I))$
- $[store]_T$  is the function that maps  $i \mapsto (i \in stores(I))$
- $\llbracket \text{fence} \rrbracket_{\boldsymbol{T}} \text{ is the function that maps } i \mapsto (i \in \text{fences}(I))$
- $[access]_T$  is the function that maps  $i \mapsto (i \in accesses(I))$
- $[progorder]_T$  is the function that maps  $(i, j) \mapsto (i \prec j)$

- [[seed]]\_T is the function that maps  $(i, j) \mapsto (seed(i) = j)$
- $[aliased]_T$  is the function that maps

$$(i,j) \mapsto \begin{cases} (adr(i) = adr(j)) & \text{if } i,j \in accesses(I) \\ \text{false} & \text{otherwise} \end{cases}$$

We now define the function  $E_G$  as follows:

**Definition 16** Given an axiomatic memory model specification  $Y = (\mathcal{R}, \phi_1, \dots, \phi_k)$ , let  $E_G(Y)$  be the set consisting of all global traces  $\mathbf{T} = (I, \prec, proc, adr, val, seed, stat)$  for which there exists a valuation  $\nu$  such that the following conditions hold:

$$\operatorname{dom} \nu = \mathcal{R}$$
 and  $\llbracket \phi_1 \rrbracket_{\boldsymbol{T}}^{\nu} = \cdots = \llbracket \phi_k \rrbracket_{\boldsymbol{T}}^{\nu} = true$ 

# 3.3.2 Illustrative Example: Sequential Consistency

To illustrate how axiomatic specifications work, we now show how to represent sequential consistency (defined in Section 3.2.2) by an axiomatic memory model specification  $(\mathcal{R}, \phi_1, \dots, \phi_6)$ . First, define the following variable symbols:

$$memorder \in \mathcal{V}^{instr \times instr \to bool}$$
$$X, Y, Z \in \mathcal{V}^{instr}$$

Then we define  $(\mathcal{R}, \phi_1, \dots, \phi_6)$  as follows:

```
\mathcal{R} = \{memorder\}
\phi_1 = [\forall \ access \ X :
                 \forall access Y:
                      \forall access Z:
                            (\mathit{memorder}(X,Y) \land \mathit{memorder}(Y,Z)) \Rightarrow \mathit{memorder}(X,Z)]
\phi_2 = [\forall \ access \ X :
                 \neg memorder(X, X)]
\phi_3 = [\forall \ access \ X :
                 \forall \ access \ Y:
                      memorder(X, Y) \lor memorder(Y, X) \lor (X = Y)
\phi_4 = [\forall \ access \ X :
                 \forall access Y :
                      progorder(X, Y) \Rightarrow memorder(X, Y)
\phi_5 = [\forall load X :
                 \forall store Y:
                      \operatorname{seed}(X,Y) \Rightarrow \operatorname{memorder}(Y,X) \wedge \operatorname{aliased}(Y,X)]
\phi_6 = [\forall load X :
                 \forall store Y:
                      aliased(X,Y) \land memorder(Y,X) \land \neg seed(X,Y) \Rightarrow
                                                   \exists store Z : (seed(X, Z) \land memorder(Y, Z)]
```

We can easily relate these formulae to the earlier definition of sequential consistency in Section 3.2.2): the formulae  $\phi_1$ ,  $\phi_2$  and  $\phi_3$  express that the memory order is a total order over all accesses, while the formulae  $\phi_4$ ,  $\phi_5$  and  $\phi_6$  correspond to the axioms (A1), (A2) and (A3) respectively.

A valuation that satisfies all conditions thus exists if and only if a valuation for memorder can be found that satisfies all formulae, which is the case if and only if a total memory order  $<_M$  (as defined in Section 3.2.2) exists.

# 3.4 Extensions

So far, we have used a very simple notion of trace that consists only of loads, stores and fences. While such simple traces are appropriate to explain the basic concepts, we need more structure to handle realistic memory models that contain synchronization operations, mention control- and data-dependencies, and contain various types of fences.

In this section, we describe how to extend the definitions of local traces, global traces and memory models to accommodate these concepts.

### 3.4.1 Atomic Blocks

To model synchronization operations such as compare-and-swap (CAS), we support atomic blocks. Fig. 3.8 shows how we conceptually model CAS using an atomic block. To express atomic blocks on the abstraction level of memory traces, we express atomicity as an equivalence relation  $\sim_A$  on instructions in the trace. The idea is that two instructions are in the same equivalence class whenever they are produced by code that is enclosed in some atomic block. Instructions that are not contained in an atomic block go into an equivalence class of their own. Because atomic blocks never span multiple processors, each equivalence class is totally ordered by the program order.

Different memory models may implement slightly different semantic variations of atomicity. We can specify the meaning of atomic blocks by adding axioms to the memory model. In the case of sequential consistency or *Relaxed*, the case is relatively simple because it is straightforward to express atomicity by constraining the memory order, as follows:

**Sequential Consistency.** (Section 3.2.2) Add the axiom

(A4) if  $x, y, z \in accesses(I)$  and  $x \sim_A y$  and  $x \not\sim_A z$  and  $x \prec y$  and  $x <_M z$ , then  $y <_M z$ 

Figure 3.8: Pseudocode for the compare-and-swap (CAS) operation.

Relaxed. (Section 3.2.3) Add the axioms

- (A5) if  $x, y, z \in accesses(I)$  and  $x \sim_A y$  and  $x \not\sim_A z$  and  $x \prec y$  and  $x <_M z$ , then  $y <_M z$
- (A6) if  $x, y \in accesses(I)$  and  $x \sim_A y$  and  $x \prec y$ , then  $x <_M y$

Note that axiom (A6) is not just about atomicity, but also about ordering. We found that in all cases where we use atomic blocks, we implicitly also require that the ordering of the accesses within the block be maintained, so we chose to make this a part of the definition of atomic blocks.

In order to add the axioms above, we need to represent the atomic block structure within the definitions of local and global traces, as follows:

• Modify the definitions of local trace and global trace (Sections 2.1.2 and 2.1.4) by extending the trace tuples as follows:

$$\mathbf{t} = (I, \prec, adr, val, \sim_A) \tag{3.1}$$

$$T = (I, \prec, proc, adr, val, seed, stat, \sim_A)$$
 (3.2)

and add the requirement that  $\sim_A$  be an equivalence relation over I such that  $\prec$  is a total order on each partition of  $\sim_A$ .

• Extend Definition 13 (Section 3.3.1) to include the following second-order variable:

$$atomic \in \mathcal{F}^{instr \times instr \rightarrow bool}$$

• Extend Definition 15 (Section 3.3.1) with the following item:

$$\llbracket atomic \rrbracket_{m{T}}$$
 is the function that maps  $(i,j) \mapsto (i \sim_A j)$ 

### 3.4.2 Control and Data Dependencies

Most memory models make some intrinsic ordering guarantees for instructions that are control- or data-dependent. For example, consider the common code sequence

- 1. read a pointer p to some structure
- 2. read a field p->f

This sequence produces two loads, the second of which is data dependent on the first (the address used by the second load depends on the value loaded by the first). On most memory models, such a data dependence guarantees that the memory system will execute the accesses in order. However, this is not true on all systems: on some architectures (most notably Alpha [13]), the processor is allowed to perform the load of p->f before the load of p by speculating on the value of p and then confirming it afterward [51]. On a multiprocessor, this early load may read an incorrect value because p->f may not have been written yet at the time it is loaded (we give an example in Section 8.2.2).

Our memory model specifications must express what ordering (if any) is implied by data and control dependencies. To do so, we express them as binary relations on the instructions in the trace. We use the following definition for control and data dependency. Note that because we have not formalized the actual instruction set (to be introduced in Chapter 4), we use the terms "instruction" and "register" informally here. **Data Dependency.** we say an instruction y is data-dependent on a load x (written  $x <_D y$ ) if there exists a  $k \ge 1$  and instructions  $z_0, \ldots, z_k$  such that  $z_0 = x$ ,  $z_k = y$  and for all  $1 \le i \le k$ , instruction  $z_i$  reads a data register that is written by instruction  $z_{i-1}$ .

Control Dependency. we say an instruction y is control-dependent on a load x (written  $x <_C y$ ) if there exists a conditional branch instruction b such that b precedes y in the program trace, and b is data dependent on x.

Neither of the memory models we introduced so far (sequential consistency and Relaxed) make reference to data- or control-dependencies. However, the RMO model (for which we give a definition later in this chapter) does define a special dependency order that restricts the reorderings a processor may perform. Moreover, in the next section, we add special fences to Relaxed that order data- or control-dependent instructions.

To represent control- and data-dependencies in our formalism, we modify the following definitions.

• Modify the definitions of local trace and global trace (Sections 2.1.2 and 2.1.4) by extending the trace tuples as follows:

$$\mathbf{t} = (I, \prec, adr, val, \sim_A, <_D, <_C) \tag{3.3}$$

$$T = (I, \prec, proc, adr, val, seed, stat, \sim_A, <_D, <_C)$$
 (3.4)

and add the requirements that

- $-<_D$  is a binary relation over  $loads(I) \times accesses(I)$
- $-<_C$  is a binary relation over  $loads(I) \times accesses(I)$
- for all  $i, j \in I$ : if  $i <_D j$  then  $i \prec j$
- for all  $i, j \in I$ : if  $i <_C j$  then  $i \prec j$

• Extend Definition 13 (Section 3.3.1) to include the following second-order variables:

 $data\_dependent, control\_dependent \ \in \ \mathcal{F}^{instr \times instr \rightarrow bool}$ 

• Extend Definition 15 (Section 3.3.1) with the following item:

 $[data\_dependent]_T$  is the function that maps  $(i, j) \mapsto (i <_D j)$  $[control\_dependent]_T$  is the function that maps  $(i, j) \mapsto (i <_C j)$ 

### **3.4.3** Fences

Most memory models support multiple weaker fence variations. The reason is that a full fence is quite expensive and rarely needed. Most of the time, light-weight fences are appropriate to achieve the necessary synchronization.

Many architectures provide fences that order specific types of accesses only. For example, a "load-load" fence enforces ordering of loads that occur prior to the fence relative to loads that occur after the fence. Similarly, a "load-store" fence enforces ordering of loads that occur prior to the fence relative to stores that occur after the fence. Fig. 3.9 shows an example (adapted from the SPARC manual [72]) that shows how to build a mutual exclusion lock with partial fences.

In addition to these four fences (*ll\_fence*, *ls\_fence*, *sl\_fence*, *ss\_fence*) we found it convenient to include special fences for data-dependent loads (*ddl\_fence*) and for control-dependent accesses (*cd\_fence*) to *Relaxed*. The reason is that when we studied some implementations of concurrent data types on *Relaxed* (see Chapter 8) we found failures caused by reordered data- or control-dependent loads. In those situations, we prefer to use a specialized fence (that is, place a *ddl\_fence* between the data-dependent loads, or *cd\_fence* between the control dependent accesses) rather than using a general load-load or load-store fence. This makes it easier to remember why a particular fence is needed, and allows us to drop those fences if we port the implementation to a stronger memory model that enforces them automatically.

```
typedef enum { free, held } lock_t;
void lock(lock_t *lock) {
  lock_t val;
  do {
    atomic {
      val = *lock;
      *lock = held;
    }
  } while (val != free);
  fence("load-load");
  fence("load-store");
}
void unlock(lock_t *lock) {
  fence("load-store");
  fence("store-store");
  atomic {
    assert(*lock == held);
    *lock = free;
  }
}
```

Figure 3.9: Pseudocode for the lock and unlock operations. The fences in the lock call prevent accesses in the critical section (which is below the call to lock) from drifting up and out of the critical section, past the synchronizing load. Symmetrically, the fences in the unlock call prevent accesses in the critical section (which is above the call to unlock) from drifting down and out of the critical section, past the synchronizing store.

For the same reasons, we added another fence al\_fence to order aliased loads; by inserting this fence in between loads that target the same address, we guarantee that they will not be reordered (almost all memory models already enforce the relative order of such loads, but Relaxed and SPARC RMO do not).

To represent these various fence types in the the memory model definition of *Relaxed*, we make the following modifications to the formalism:

• Replace axiom (A4) in the definition of *Relaxed* (Section 3.2.3) by the following seven axioms

- (A4.1) if  $x \in loads(I)$  and  $y \in loads(I)$  and  $f \in fences(I)$  and  $ftyp(f) = ll\_fence$  and  $x \prec f \prec y$ , then  $x <_M y$ .
- (A4.2) if  $x \in loads(I)$  and  $y \in stores(I)$  and  $f \in fences(I)$  and  $ftyp(f) = ls\_fence$  and  $x \prec f \prec y$ , then  $x <_M y$ .
- (A4.3) if  $x \in stores(I)$  and  $y \in loads(I)$  and  $f \in fences(I)$  and  $ftyp(f) = sl\_fence$  and  $x \prec f \prec y$ , then  $x <_M y$ .
- (A4.4) if  $x \in stores(I)$  and  $y \in stores(I)$  and  $f \in fences(I)$  and  $ftyp(f) = ss\_fence$  and  $x \prec f \prec y$ , then  $x <_M y$ .
- (A4.5) if  $x \in loads(I)$  and  $y \in loads(I)$  and  $f \in fences(I)$  and  $ftyp(f) = al\_fence$  and adr(x) = adr(y) and  $x \prec f \prec y$ , then  $x <_M y$ .
- (A4.6) if  $x \in loads(I)$  and  $y \in loads(I)$  and  $f \in fences(I)$  and  $ftyp(f) = ddl\_fence$  and  $x <_D y$  and  $x \prec f \prec y$ , then  $x <_M y$ .
- (A4.7) if  $x \in loads(I)$  and  $y \in accesses(I)$  and  $f \in fences(I)$  and  $ftyp(f) = cd_fence$  and  $x <_C y$  and  $x \prec f \prec y$ , then  $x <_M y$ .
- Modify the definitions of local traces and global traces (Sections 2.1.2 and 2.1.4) by extending the trace tuples as follows:

$$\mathbf{t} = (I, \prec, adr, val, \sim_A, <_D, <_C, ftyp) \tag{3.5}$$

$$T = (I, \prec, proc, adr, val, seed, stat, \sim_A, <_D, <_C, ftyp)$$
 (3.6)

and add the requirement that ftyp be a function

 $ftyp: fences(I) \rightarrow \{ll\_fence, ls\_fence,$ 

sl\_fence, ss\_fence, al\_fence, ddl\_fence, cd\_fence}.

• Extend Definition 13 (Section 3.3.1) to include the following predicates:

{load, store, fence, access, ll\_fence, ls\_fence,

 $sl\_fence, ss\_fence, al\_fence, ddl\_fence, cd\_fence\} \subset \mathcal{F}^{instr \to bool}$ 

• Extend Definition 15 (Section 3.3.1) with the following items:

```
[\![ll\_fence]\!]_T is the function that maps i \mapsto (ftyp(i) = ll\_fence)
[\![ls\_fence]\!]_T is the function that maps i \mapsto (ftyp(i) = ls\_fence)
[\![sl\_fence]\!]_T is the function that maps i \mapsto (ftyp(i) = sl\_fence)
[\![ss\_fence]\!]_T is the function that maps i \mapsto (ftyp(i) = ss\_fence)
[\![al\_fence]\!]_T is the function that maps i \mapsto (ftyp(i) = al\_fence)
[\![ddl\_fence]\!]_T is the function that maps i \mapsto (ftyp(i) = ddl\_fence)
[\![cd\_fence]\!]_T is the function that maps i \mapsto (ftyp(i) = cd\_fence)
```

# 3.5 Axiomatic Memory Model Specifications

In this section, we demonstrate the syntax we use to specify memory models. We start by giving a short description of the format (Section 3.5.1), to clarify how it expresses an axiomatic specification as defined earlier in this chapter. We then list the complete source file for sequential consistency (Section 3.5.2) and *Relaxed* (Section 3.5.3).

A third specification (for the SPARC RMO model) is presented in Section 3.6. We plan to specify more models in the future; we expect our format to handle all common hardware memory models and some software models. Of particular interest is the support of models that do not enforce a global store order. However, we have not finished those formalizations; it is likely that they require minor modifications to the format presented here, which we consider to be somewhat experimental still.

# 3.5.1 Short Description of the Format

Each model definition is prefixed by the keyword model, followed by the name of the model. The model definition ends with the keyword end model. In between, the following sections are specified:

Predefined section. In this section, we declare the symbols that have some predefined meaning. The symbols listed in this section may include (1) sets that are part of the standard vocabulary, such as *instr*, and (2) boolean-valued second-order variables (that is, predicates and relations) that represent properties of the instructions in the trace. The syntax indicates the arity (number and type of arguments) to each variable. We defined these predicates and relations in Definition 13 (Section 3.3.1) and in Section 3.4 (the names are slightly more verbose, but easy to match up).

Exists section. In this section, we declare second-order variable symbols for use in the axioms, using the same syntax. The variables in this section are existentially quantified (in the sense that a global trace is allowed by the memory model if and only if we can find a valuation for them, see Def. 16 in section 3.3.1). For sequential consistency and *Relaxed*, this section consists of a single variable, the memory order. For *RMO*, it contains both the memory order and a dependency order (as defined by the official *RMO* specification).

**Forall section.** In this section, we declare the type of the first-order variable symbols we wish to use in the axioms. To distinguish these first-order variables visually from the second-order variables declared in the previous sections, we require them to start with a capital letter.

**Require section.** In this section, we list the axioms. Each axiom is prefixed with a label enclosed in angle brackets  $\langle \ \rangle$ . The axioms are boolean formulae using standard syntax for negation, conjunction, disjunction, implication, and quantification. The atomic subformulae are either boolean constants (true, false), second-order variables applied to first-order variables (rel(X,Y,Z)), or equality expressions involving first-order variables (X=Y). If an axiom contains free variables, we implicitly replicate it for all possible valuations (or equivalently,

wrap universal quantifiers around the axiom to obtain a closed formula). We then take the conjunction of all the axioms (in the sense that a global trace is allowed by the memory model if and only if it satisfies all axioms, see Def. 16 in Section 3.3.1).

# 3.5.2 Axiomatic Specification of Sequential Consistency

model sc

### predefined

```
set instruction
predicate access(instruction)
predicate load(access)
predicate store(access)
relation aliased(access,access)
relation seed(load,store)
predicate has_seed(load)
relation program_order(instruction,instruction)
relation atomic(instruction,instruction)
```

### exists

relation memory\_order(access,access)

#### forall

L : load
S,S' : store
X,Y,Z : access

#### require

end model

# 3.5.3 Axiomatic Specification of Relaxed

model relaxed

#### predefined

```
set instruction
predicate access(instruction)
predicate load(access)
predicate store(access)
relation program_order(instruction,instruction)
relation aliased(access,access)
relation seed(load,store)
predicate has_seed(load)
predicate fence(instruction)
predicate ll_fence(fence)
```

```
predicate ls_fence(fence)
predicate sl_fence(fence)
predicate ss_fence(fence)
predicate al_fence(fence)
predicate ddl_fence(fence)
predicate cd_fence(fence)
predicate cd_fence(fence)
relation data_dependent(load,instruction)
relation atomic(instruction,instruction)
```

#### exists

relation memory\_order(access,access)

### forall

L,L' : load S,S' : store X,Y,Z : access F : fence

#### require

```
=> memory order(L,S')
<sl> sl_fence(F) & program_order(S,F) & program_order(F,L')
                                           => memory_order(S,L')
<ss> ss fence(F) & program order(S,F) & program order(F,S')
                                          => memory_order(S,S')
<al> al_fence(F) & program_order(L,F) & program_order(F,L')
                          & aliased(L,L') => memory_order(L,L')
<dd> ddl_fence(F) & program_order(L,F) & program_order(F,L')
                   & data_dependent(L,L') => memory_order(L,L')
<cd> cd_fence(F) & program_order(L,F) & program_order(F,X)
                  & control_dependent(L,X) => memory_order(L,X)
<vl> seed(L,S) => memory_order(S,L) | program_order(S,L)
<v2> seed(L,S) & aliased(L,S')
         & (memory_order(S',L) | program_order(S',L))
                              & ^{\sim}(S = S') => memory\_order(S',S)
<v3> aliased(L,S) & (memory_order(S,L) | program_order(S,L))
                                                  => has_seed(L)
<al> atomic(X,Y) & program_order(X,Y) & ~atomic(Y,Z)
                       & memory_order(X,Z) => memory_order(Y,Z)
<a2> atomic(X,Y) & program_order(X,Y) => memory_order(X,Y)
```

end model

# 3.6 The RMO Model

In this section we show our formalization of the RMO memory model. The RMO model is officially defined by the SPARC v9 manual [72]. Out of the many relaxed models that exist, we chose RMO as an example because it features a realistic level

of detail and the manual specifies it with reasonable precision.<sup>1</sup>.

The most important difference between RMO and either sequential consistency or Relaxed is that two ordering relations are used. Apart from the memory order (which is a total order as usual), the manual defines a dependence order, a partial order between accesses by the same thread.

We first show the complete definition in our specification format (Section 3.6.1). Then we briefly discuss how the RMO model relates to Relaxed (Section 3.6.2), and show how it corresponds to the official specification [72] (Section 3.6.3).

For more information on the SPARC models, we recommend the architecture manual [72] and previous work on model checking relaxed models [16, 60].

### 3.6.1 Axiomatic Specification of RMO

model rmo

#### predefined

```
set instruction
predicate access(instruction)
predicate load(access)
predicate store(access)
relation program_order(instruction,instruction)
relation aliased(access,access)
relation seed(load,store)
predicate has_seed(load)
relation data_dependent(load,instruction)
relation control_dependent(load,instruction)
predicate fence(instruction)
predicate ll_fence(fence)
```

<sup>&</sup>lt;sup>1</sup>Unfortunately, hardware memory models are often underspecified in the architecture manual and thus become a matter of discussion.

```
predicate ls_fence(fence)
predicate sl_fence(fence)
predicate ss_fence(fence)
relation atomic(instruction,instruction)
```

#### exists

```
relation memory_order(access,access)
relation dependence_order(access,access)
```

#### forall

L,L' : load
S,S' : store
X,Y,Z : access
F : fence

### require

```
& program_order(F,L') => memory_order(S,L')
<A2_ss> ss_fence(F) & program_order(S,F)
                    & program_order(F,S') => memory_order(S,S')
<A3> program_order(X,S) & aliased(X,S) => memory_order(X,S)
<v1> seed(L,S) => memory_order(S,L) | program_order(S,L)
<v2> seed(L,S) & aliased(L,S')
             & (memory_order(S',L) | program_order(S',L))
                              & ^{\sim}(S = S') \Rightarrow memory order(S',S)
<v3> aliased(L,S) & (memory_order(S,L) | program_order(S,L))
                                                  => has_seed(L)
<D1> program order(X,S) & control dependent(X,S)
                                        => dependence_order(X,S)
<D2> program_order(X,Y) & data_dependent(X,Y)
                                        => dependence_order(X,Y)
<D3> program_order(S,L) & aliased(S,L) => dependence_order(S,L)
<Dt> program_order(X,Y) & program_order(Y,Z)
           & dependence_order(X,Y) & dependence_order(Y,Z)
                                        => dependence_order(X,Z)
<al> atomic(X,Y) & program_order(X,Y) & ~atomic(Y,Z)
                       & memory_order(X,Z) => memory_order(Y,Z)
<a2> atomic(X,Y) & program_order(X,Y) => memory_order(X,Y)
```

#### end model

## 3.6.2 Comparison to Relaxed

We now compare the *RMO* axioms above with *Relaxed*. We claimed earlier that *Relaxed* conservatively approximates *RMO*. This claim can now be verified: any trace that satisfies the axioms for *RMO* must also satisfy the axioms for *Relaxed* (at least for code without special *Relaxed*-specific fence types) because the latter are a subset of the former:

- The axioms  $\langle T1 \rangle$ ,  $\langle T2 \rangle$ ,  $\langle T3 \rangle$ ,  $\langle v1 \rangle$ ,  $\langle v2 \rangle$ ,  $\langle v3 \rangle$ ,  $\langle a1 \rangle$ , and  $\langle a2 \rangle$  are identical in both models.
- The axiom  $\langle M1 \rangle$  is identical to  $\langle A3 \rangle$ .
- The axioms  $\langle 11 \rangle$ ,  $\langle 1s \rangle$ ,  $\langle s1 \rangle$ , and  $\langle ss \rangle$  are identical to  $\langle A2\_11 \rangle$ ,  $\langle A2\_1s \rangle$ ,  $\langle A2\_s1 \rangle$ ,  $\langle A2\_ss \rangle$ .
- The axioms (cd), (ddl) and (al) are vacuously satisfied for code that does not contain any of the respective fences.

Essentially, we are simply removing all references to the dependence order, thus allowing the processor to reorder dependent instructions at will.

## 3.6.3 Comparison to the SPARC Specification

We derived the *RMO* axioms above from the official SPARC v9 architecture manual [72], Appendix D (titled "Formal Specification of the Memory Models"). They correspond as follows:

- The axioms  $\langle T1 \rangle$ ,  $\langle T2 \rangle$ , and  $\langle T3 \rangle$  encode that the memory order be a total order, as usual.
- The axioms  $\langle A1 \rangle$  and  $\langle A3 \rangle$  correspond to the axioms (1) and (3) in section D.4.4 of the SPARC manual, respectively. Furthermore, the axioms  $\langle A2\_11 \rangle$ ,

 $\langle A2\_1s \rangle$ ,  $\langle A2\_s1 \rangle$  and  $\langle A2\_ss \rangle$  all correspond to axiom (2), each treating one fence type.

- The axioms  $\langle v1 \rangle$ ,  $\langle v2 \rangle$  and  $\langle v3 \rangle$  define the value flow as stated in section D.4.5 (which allows store forwarding).
- The axioms  $\langle D1 \rangle$ ,  $\langle D2 \rangle$  and  $\langle D3 \rangle$  correspond to the axioms (1), (2) and (3) in section D.3.3, respectively, which define the dependence order.
- The axiom  $\langle Dt \rangle$  defines transitivity of the dependence order. We use a little 'trick' here to improve the encoding. Because we know the dependence order applies to accesses in the same thread only, we prefix the axiom with conditions that make it vacuously satisfied if the accesses are not in the same thread. During our encoding, no constraints are thus generated to express transitivity across threads.
- The axioms  $\langle a1 \rangle$  and  $\langle a2 \rangle$  have no corresponding definitions in the SPARC manual, as they define atomic sections (which do not exist on the latter).

# Chapter 4

# **Programs**

In this section, we formalize our notion of program, by introducing an intermediate language called LSL (load-store language) with a formal syntax and semantics. Furthermore, we describe how to unroll programs to obtain finite, bounded versions that can be encoded into formulae.

# 4.1 Motivation for an Intermediate Language

The C language does not specify a memory model (standardization efforts for C/C++ are still under way). Therefore, executing memory-model-sensitive C code on a multiprocessor can have unpredictable effects [7] because the compiler may perform optimizations that alter the semantics on multiprocessors. On the machine language level, however, the memory model is officially defined by the hardware architecture. It is therefore possible to write C code for relaxed models by exerting direct control over the C compilation process to prevent optimizations that would alter the program semantics. Unfortunately, the details of this process are machine dependent and not portable.

To keep the focus on the key issues, we compile C into an an intermediate language LSL (load-store language) that resembles assembly language, but abstracts irrelevant machine details. We describe LSL and the translation in more detail later in this chapter. The design of LSL addresses the following requirements:

**Trace Semantics.** LSL programs have a well-defined behavior on multiprocessors, for a variety of memory models. Specifically, for each LSL program, we give a formal definition of what memory traces it may produce (in the sense of Section 2.1.3).

**Conciseness.** LSL is reasonably small and abstract to simplify reasoning and keep proofs manageable.

**Translation.** LSL has enough features to model programs in the target domain. Specifically, our *CheckFence* tool can automatically translate typical C implementation code for concurrent data types into LSL.

**Encoding.** We can encode the execution of unrolled LSL programs as formulae.

# 4.2 Syntax

Fig. 4.1 shows the abstract syntax of LSL, slightly simplified.<sup>1</sup> It lists the syntactic entities used to construct LSL programs. We discuss their meaning in the following sections.

# **4.2.1** Types

The C type system does not make strong guarantees and is therefore of little use to our encoding. We thus decided against using a static type system for LSL. We do however track the "runtime type" of each value: rather than encoding all values as "flat" integers as done by the underlying machine, we distinguish between undefined, pointer, or number values.

<sup>&</sup>lt;sup>1</sup>To simplify the presentation, we assume that there is only a single type of fence. Adding more fence types (as discussed in Section 3.4.3) is technically straightforward. We also do not show the syntax for atomic blocks here, but defer it until Section 4.6.2.

(register)	r	$\in$	Reg	
(procedure)	p	$\in$	Proc	
(label)	l	$\in$	Lab	
(primitive op)	f	$\in$	Fun	
(value)	v	$\in$	Val	
(undefined)		::=	$\perp$	
(number)			$\mid n \mid$	$n \in \mathbb{Z}$
(pointer)			$  [n_1 \dots n_k] $ $(k \ge 1 \text{ and } n_0, \dots)$	$\ldots, n_k \in \mathbb{Z}$
(execution state)	e	$\in$	Exs	
(ok)		::=	ok	
(abort)			abort	
(break)			break l	
(continue)			$\mid continue \ l$	
(program statement)	s	$\in$	Stm	
(composition)		::=	s;s	
(label)			l : s	
(throw)			$\mid \mathbf{throw}(e)$	$(e \neq ok)$
(conditional)			$ \mathbf{if}(r)s $	
(procedure call)			$  p(r_1,\ldots,r_k)(r_1,\ldots,r_l)$	$(k, l \ge 0)$
(assign)			$\mid r := (f \ r_1 \ \dots \ r_k)$	$(k \ge 0)$
(store)			*r := r	
(load)			r:=*r	
(fence)			fence	
(procedure definition)	de	$\mathbf{f} p(r_1)$	$(\ldots, r_k)(r_1, \ldots, r_l) = s$	$(k, l \ge 0)$

Figure 4.1: The abstract syntax of LSL  $\,$ 

### **4.2.2** Values

We let v represent a value. We use the following values:

- We let ⊥ represent an undefined value. It is the default value of any register or memory location before it is assigned or stored the first time.
- We let n represent a signed integer. We assume a two's complement bitvector representation for integers. However, unlike C, we do not model any overflow issues (assuming that the vectors are always wide enough to hold all values that appear in the executions under consideration).
- Pointers are represented as non-empty integer lists  $[n_1 \dots n_k]$ ; the first integer  $n_1$  represents the base address, and the following integers  $n_2, \dots, n_k$  represent the sequence of offsets that are applied to the base pointer.

Using this extra structure on values has the following advantages:

- We can perform some automatic runtime type checks that help to catch programmer mistakes early (Section 7.1.1). For example, we flag it as an error if a programmer dereferences a non-pointer value.
- We can optimize the encoding by using type-specific encodings. For example, rather than calculating pointer offsets using multiplication and addition (which are expensive to encode), we use a simple list-append operation which we can encode very efficiently (shifting bits).
- We can recover some of the benefits of static type systems (in particular, achieve more succinct encodings) by using a light-weight flow-insensitive program analysis that recovers static type information (Section 7.3.2).

### 4.2.3 Identifiers

- We let r represent a register identifier. Registers are used to store intermediate computation values. We assume that there is an infinite supply of registers.
- We let p represent a procedure identifier. Procedure identifiers are used to connect procedure calls to the corresponding procedure definition.
- We let *l* represent a label. Labels are used to model control flow, including loops. Labels are not required to be unique.
- We let f represents a basic function identifier. We describe the supported functions in more detail in Section 4.2.8 below.

#### 4.2.4 Execution States

We let e represent an execution state. Whenever a statement executes, it terminates with some execution state, which is one of the following:

- The state ok represents normal termination. It also means "proceed normally", in the following sense: If we execute a composed statement (s; s), we start by executing the first one. If it terminates with execution state ok, the second statement is executed next.
- The state *abort* represents an error condition that causes a thread to abandon regular program execution immediately, such as a failing programmer assertion, or a runtime error (e.g. a division by zero or a null dereference).
- The state break l indicates that the program should immediately exit the nearest enclosing block with label l. It is always caused by a **throw**(break l) statement, and acts just like an exception (as defined by Java, for example). If there is no enclosing block with label l, the whole program terminates with execution state break l.

• The state continue l indicates that the program should immediately restart execution of the nearest enclosing block with label l. It is always caused by a statement  $\mathbf{throw}(continue\ l)$ , and acts like continue statements in C or Java.

The execution states  $break\ l$  and  $continue\ l$  are used in conjunction with labeled blocks to implement control structures such as switch statements or loops. We encourage the reader to look at the examples in Fig. 4.3, Fig. 4.4 and Fig. 4.6 now, which illustrate how LSL represents control flow.

## 4.2.5 Procedure Definitions

A procedure definition has the form **def**  $p(r_1, \ldots, r_k)(r'_1, \ldots, r'_l) = s$ . The registers  $r_1, \ldots, r_k$  are called *input registers*, and the registers  $r'_1, \ldots, r'_l$  are called *output registers*. The statement s represents the procedure body.

When a procedure is executed, the input registers contain the argument values of the call, and the procedure body assigns the return value(s) to the output registers.

## 4.2.6 Program Statements

- $s \in Stm$  represents a program statement (or an entire program). The individual statements are as follows:
  - Composition of statements  $s_1$ ;  $s_2$ . The statement  $s_1$  is executed first; if it completes with an execution state other than ok, the statement  $s_2$  is skipped.
  - Labeled statement l:s. If the statement s completes with an execution state of continue l, then it is executed again. If the statement s completes with an execution state of break l, then l:s completes with an execution state of ok. Otherwise, l:s behaves the same as s.

- Throw statement  $\mathbf{throw}(e)$ . Completes with execution state e. It can therefore be used for aborting the thread, for continuing an enclosing loop, or for breaking out of an enclosing block.
- Conditional  $\mathbf{if}(r)s$ . If register r is nonzero, s is executed, otherwise s is skipped.
- Procedure call  $p(r_1, \ldots, r_k)(r'_1, \ldots, r'_l)$ . All arguments are call-by-value. When a procedure is called, we execute the body of the procedure definition for p, after assigning the contents of registers  $r_1, \ldots, r_k$  to the input registers of p. If the execution completes with state ok, the contents of the output registers of p are assigned to the registers  $r'_1, \ldots, r'_l$ . Otherwise the output registers retain the value they had before the procedure call.
- Assignment  $r := (f r_1 \dots r_k)$ . The function f is applied to the values contained in the registers  $r_1, \dots, r_k$ , and the resulting value is assigned to the register r.
- Load r := \*r'. The memory location whose address is contained in register r' is loaded, and the resulting value is assigned to register r.
- Store \*r' := r. The value contained in register r is stored into the memory location whose address is contained in register r'.
- Fence **fence**. Produces a memory fence instruction.

## 4.2.7 Programs

With the syntactic entities thus defined, we are ready to define the set of programs.

**Definition 17** A program p is a tuple (s, D) where s is a statement and D is a set of procedure definitions such that there is a unique matching definition for each call that appears in s or D. Let Prog be the set of all such programs.

### 4.2.8 Basic Functions

We now describe the basic functions available in LSL in more detail. For the most part, these functions are similar to the corresponding C operators, but they reside at a somewhat higher abstraction level, with the following differences:

- We ignore all effects that result from the bounded width of the underlying bitvector representation.
- We use special operators for pointer manipulation, instead of relying on normal integer multiplication and addition for offset calculations.
- We do not support floating-point operations or values.

The set Fun contains the following basic functions. For each basic function, we describe the arity, the domain, and the semantics. Conceptually, basic functions are partial functions only as they may not be well-defined on all inputs (for example, the division function is not defined for zero divisors). For convenient formalization, we specify that a basic function produce the special value  $\bot$  if undefined.<sup>2</sup>

- For each value  $v \in Val$ , there is a corresponding zero-arity constant function  $constant\langle v \rangle$ . It produces the value v.
- The unary function *identity* returns the same value as given. Its domain is the entire set *Val*.
- The binary function equals is defined on  $Val \times Val$  and returns 1 if its argument values are the same, or 0 otherwise. The binary function notequals is defined on  $Val \times Val$  and returns 0 if its argument values are the same, or 1 otherwise.
- The unary function bitnot and the binary functions bitand, bitor, bitxor are defined on numbers and have the same semantics as the respective bitwise C operators ~, &, |, and ^.

<sup>&</sup>lt;sup>2</sup>In practice, it makes more sense to abort execution and report the runtime error to the user, which is in fact what our CheckFence implementation does. We do not include this mechanism in the basic presentation, but it should be fairly clear how to support it by instrumenting the source code with assertions.

- The unary function *minus* and the binary functions *add*, *subtract*, *multiply* are defined on numbers and have the same semantics as the respective arithmetic C operators -, +, -, and \*.
- The binary functions *div*, *mod* are defined on all pairs of numbers such that the second number is not zero. They have the same semantics as the respective arithmetic C operators / and %.
- The binary functions lessthan, lesseq are defined on all pairs of numbers. They have the same semantics as the respective C comparison operators < and <=.
- The binary functions *shiftleft*, *shiftright* are defined on all pairs of numbers and have the same semantics as the respective C operators << and >>.
- The unary function pointer takes a numerical argument n and produces the pointer [n]. The binary function offset takes two arguments, a pointer  $[n_1 \dots n_k]$  and a number n, and produces the pointer  $[n_1 \dots n_k \ n]$ . The unary function getoffset takes a pointer argument  $[n_1 \dots n_k]$  and produces the number  $n_k$ . The unary function getbase takes a pointer argument  $[n_1 \dots n_k]$  such that  $k \geq 2$  and produces the pointer  $[n_1 \dots n_{k-1}]$ .

We do not need basic functions for every single C operator. For instance, to provide > or >=, we can simply swap the operands and use < or <= instead. We also do not directly implement the logic operators !, && and ||, but rather use equals 0/notequals 0 and the bitwise logical functions to implement the logical function. We also use explicit conditionals to express the implicit control flow aspect of && and || (the second expression is only evaluated if the first does not already satisfy the logical connective).

# 4.3 Memory Trace Semantics

In this section, we give a formal semantics for LSL programs. Specifically, we define a local trace semantics (in the sense of Section 2.1.3) that defines the possible memory

traces for a given LSL program.

We found that a big-step operational style fits our purpose best. We thus give a set of inference rules to derive sentences of the form

$$\Gamma, t, s \Downarrow_D \Gamma', t', e$$

with the following intuitive interpretation: "when starting with a register map  $\Gamma$ , a local trace  $\boldsymbol{t}$ , and a set D of procedure definitions, execution of the statement s completes with a register map  $\Gamma'$ , a local trace  $\boldsymbol{t}'$ , and execution state e."

To prepare for the actual inference rules, we first need to define register maps and introduce syntactic shortcuts for constructing local traces.

**Definition 18** A register map is a function  $\Gamma : Reg \to Val$  such that  $\Gamma(r) = \bot$  for all but finitely many registers r. Define the initial register map  $\Gamma^0$  to be the constant function such that  $\Gamma^0(r) = \bot$  for all r.

We construct the memory trace of a program by appending instructions one at a time. The following definition provides a notational shortcut to express this operation:

**Definition 19** For a local memory trace  $\mathbf{t} = (I, \prec, adr, val)$  and for elements  $i \in \mathcal{I} \setminus I$  and  $a, v \in Val$  we use the notation

$$\boldsymbol{t}.append(i,a,v)$$

to denote a local memory trace  $(I', \prec', adr', val')$  where

- $\bullet \ I' = I \cup \{i\}$
- $\bullet \prec' = \prec \cup (I \times \{i\})$

• 
$$adr'(x) = \begin{cases} adr(x) & if \ x \neq i \\ a & if \ x = i \end{cases}$$

• 
$$val'(x) = \begin{cases} val(x) & \text{if } x \neq i \\ v & \text{if } x = i \end{cases}$$

## 4.3.1 Inference Rules

With these definitions in place, we can now give the inference rules.

We use two rules for composition. Which one applied depends on whether the first statement terminates with execution state ok:

$$\frac{\Gamma, \boldsymbol{t}, s \Downarrow_{D} \Gamma', \boldsymbol{t}', ok \qquad \Gamma', \boldsymbol{t}', s' \Downarrow_{D} \Gamma'', \boldsymbol{t}'', e}{\Gamma, \boldsymbol{t}, s; s' \Downarrow_{D} \Gamma'', \boldsymbol{t}'', e}$$
(Comp-ok)

$$\frac{\Gamma, \boldsymbol{t}, s \, \Downarrow_D \, \Gamma', \boldsymbol{t}', e \qquad e \neq ok}{\Gamma, \boldsymbol{t}, s; s' \, \Downarrow_D \, \Gamma', \boldsymbol{t}', e}$$
 (Comp-skip)

We use three rules for labeled blocks. They correspond to cases where the label has no effect, where the label catches a break, and where the label catches a continue:

$$\frac{\Gamma, \boldsymbol{t}, s \ \Downarrow_D \ \Gamma', \boldsymbol{t}', e \qquad e \notin \{break \ l, continue \ l\}}{\Gamma, \boldsymbol{t}, l : s \ \Downarrow_D \ \Gamma', \boldsymbol{t}', e} \tag{Label}$$

$$\frac{\Gamma, \boldsymbol{t}, s \Downarrow_D \Gamma', \boldsymbol{t}', break l}{\Gamma, \boldsymbol{t}, l : s \Downarrow_D \Gamma', \boldsymbol{t}', ok}$$
(LABEL-BREAK)

$$\frac{\Gamma, \boldsymbol{t}, s \ \Downarrow_D \ \Gamma', \boldsymbol{t}', continue \ l}{\Gamma, \boldsymbol{t}, l : s \ \Downarrow_D \ \Gamma'', \boldsymbol{t}'', e} \text{(Label-cont)}$$

The throw statement simply changes the execution state:

$$\Gamma, t, \text{throw}(e) \downarrow_D \Gamma, t, e$$
 (THROW)

We use two rules for conditionals, depending on the outcome of the test;

$$\frac{\Gamma(r) = 0}{\Gamma, \mathbf{t}, \mathbf{if}(r) s \Downarrow_D \Gamma, \mathbf{t}, ok}$$
 (IF-NOT)

$$\frac{\Gamma(r) \neq 0 \qquad \Gamma, \boldsymbol{t}, s \Downarrow \Gamma', \boldsymbol{t}', e}{\Gamma, \boldsymbol{t}, \mathbf{if}(r) s \Downarrow_{D} \Gamma', \boldsymbol{t}', e}$$
(IF-SO)

Assignments do modify the registers, but do not change the memory trace:

$$\frac{v = f(\Gamma(r_1), \dots, \Gamma(r_k))}{\Gamma, \mathbf{t}, r := (f \ r_1 \ \dots \ r_k) \ \Downarrow_D \ \Gamma[r \mapsto v], \mathbf{t}, ok}$$
(Assign)

The three rules for store, load, and fence instruction append a (nondeterministically chosen) fresh instruction identifier to the trace:

$$\frac{i \in (cmd^{-1}(store) \setminus \boldsymbol{t}.I) \qquad \boldsymbol{t}' = \boldsymbol{t}.append(i, \Gamma(r'), \Gamma(r))}{\Gamma, \boldsymbol{t}, *r' := r \ \Downarrow_D \ \Gamma, \boldsymbol{t}', ok}$$
 (Store)

$$\frac{v \in Val \qquad i \in (cmd^{-1}(load) \setminus \boldsymbol{t}.I) \qquad \boldsymbol{t}' = \boldsymbol{t}.append(i, \Gamma(r'), v)}{\Gamma, \boldsymbol{t}, r := *r' \downarrow_D \Gamma[r \mapsto v], \boldsymbol{t}', ok} \quad \text{(Load)}$$

$$\frac{i \in (cmd^{-1}(\text{fence}) \setminus \boldsymbol{t}.I) \qquad \boldsymbol{t}' = \boldsymbol{t}.append(i, \perp, \perp)}{\Gamma, \boldsymbol{t}, \text{fence} \ \Downarrow_{D} \ \Gamma, \boldsymbol{t}', ok}$$
 (Fence)

The rules for procedure calls are a little more complicated. We use one of two rules, depending on whether the procedure body finishes with execution state ok. The registers  $\hat{r}_i$  and  $\hat{r}'_i$  represent the input and output registers of the procedure, respectively. The registers  $r_i$  contain the argument values, and the registers  $r'_i$  are the destination registers for the return values.

$$\begin{aligned} \operatorname{def} p(\hat{r}_{1}, \dots, \hat{r}_{k})(\hat{r}'_{1}, \dots, \hat{r}'_{l}) &= s &\in D \\ & \frac{[\hat{r}_{1} \mapsto \Gamma(r_{1})] \dots [\hat{r}_{k} \mapsto \Gamma(r_{k})], \boldsymbol{t}, s \ \Downarrow_{D} \ \Gamma', \boldsymbol{t}', ok}{\Gamma, \boldsymbol{t}, p(r_{1}, \dots, r_{k})(r'_{1}, \dots, r'_{l}) \ \Downarrow_{D} \ \Gamma[r'_{1} \mapsto \Gamma'(\hat{r}'_{1})] \dots [r'_{l} \mapsto \Gamma'(\hat{r}'_{l})], \boldsymbol{t}', ok} \end{aligned}$$
(Call-ok)
$$\begin{aligned} \operatorname{def} p(\hat{r}_{1}, \dots, \hat{r}_{k})(\hat{r}'_{1}, \dots, \hat{r}'_{l}) &= s &\in D \\ & \frac{[\hat{r}_{1} \mapsto \Gamma(r_{1})] \dots [\hat{r}_{k} \mapsto \Gamma(r_{k})], \boldsymbol{t}, s \ \Downarrow_{D} \ \Gamma', \boldsymbol{t}', e \quad e \neq ok}{\Gamma, \boldsymbol{t}, p(r_{1}, \dots, r_{k})(r'_{1}, \dots, r'_{l}) \ \Downarrow_{D} \ \Gamma, \boldsymbol{t}', e} \end{aligned}$$
(Call-ex)

We can now conclude this section with the definition of the function  $E_L : Prog \to \mathcal{P}(Ltr \times Exs)$  which describes the local traces that a given program may produce.

<pre>struct {   long a;</pre>	
int b[3]	;
} x;	
<pre>int y;</pre>	

Pointer	C value	LSL value
&(x)	0x000	[0]
&(x.a)	0x000	[00]
&(x.b)	800x0	[ 0 1 ]
&(x.b[0])	800x0	[010]
&(x.b[1])	0x00C	[ 0 1 1 ]
&(x.b[2])	0x010	[012]
&(y)	0x014	[1]

Figure 4.2: Representing C pointers in LSL.

**Definition 20** For a given program p = (s, D), let  $E_L(p)$  be the set of all tuples  $(\mathbf{t}, e)$  such that there exists a register map  $\Gamma$  and a derivation for  $\Gamma^0, \mathbf{t}^0, s \Downarrow_D \Gamma, \mathbf{t}, e$ .

## 4.4 From C to LSL

An important design goal of LSL is to allow an automatic translation from C to LSL. Such a translation is quite similar to a standard compilation of C into machine language. However, because LSL sits at a somewhat higher abstraction level than machine language, there are some differences. We discuss the implementation issues we encountered, our solutions, and our compromises in more detail in Chapter 7. For now, let us just give a few brief examples to illustrate how to utilize LSL.

- Pointer values are represented as a sequence of natural numbers, representing the base address and sequence of offsets. The offsets may be field or array offsets, providing a unified way of handling arrays and structs. See Fig. 4.2 for an example of how C pointers may be represented.
- Two-armed conditionals can be modeled by labeled blocks and break statements. We show an example in Fig. 4.3 in the abstract syntax.
- Loops can be modeled by labeled blocks and continue statements (Fig. 4.4).

```
pxa := (constant\langle [0\ 0]\rangle);
                               r := *pxa;
                               cond: \{
if (x.a) {
                                 \mathbf{if}(r) {
                                   py := (constant\langle [1]\rangle);
  y = 1;
                                   one := (constant\langle 1 \rangle);
} else {
                                   *py := one;
  y = 2
                                   throw(break cond)
};
                                 };
int y;
                                 py := (constant\langle [1]\rangle);
                                 two := (constant\langle 2 \rangle);
                                 *py := two
```

Figure 4.3: Example of how to translate a two-armed conditional from C to LSL.

```
\begin{array}{l} i:=(constant\langle 0\rangle);\\ one:=(constant\langle 1\rangle);\\ one:=(constant\langle 2\rangle);\\ two:=(constant\langle 2\rangle);\\ loop: \{\\ c:=(lessthan\ i\ two);\\ c:=(bitnot\ c);\\ if(c)\ throw(break\ loop);\\ i:=(add\ i\ one);\\ throw(continue\ loop)\\ \} \end{array}
```

Figure 4.4: Example of how to translate a loop from C to LSL.

As apparent in the examples, the abstract syntax is quite cumbersome to write and read; for that reason, our tool introduces a concrete syntax for LSL (which we won't discuss in detail here) that leads to more streamlined code (for example, it does not require semicolons, allows direct use of constants, and provides syntactic sugar to simplify common use of control structures).

# 4.5 Unrolling Programs

In the next chapter (Chapter 5) we will present a way of encoding programs into a formula such that the solutions of the formula correspond to executions of the program. However, this encoding works only for unrolled programs. We now explain how we unroll programs, and how the executions of the unrolled program correspond to the original program.

First, we show how we unroll a given program, by explaining the various steps of the program transformation (Section 4.5.1). For the targeted domain, programs are naturally bounded and we can often find an unrolling that is sufficient for all executions. We then describe the syntax and semantics of the unrolled programs (Section 4.5.2). Finally, we clarify how the unrolled program relates to the original program (Section 4.5.3).

## 4.5.1 Unrolling Programs

When unrolling programs, we perform a number of transformation steps. In this section, we give a brief overview of this transformation and the resulting format.

As inputs to the unrolling procedure, we are given a concurrent program  $P = (p_1, \ldots, p_n)$  and a pruning specification. A pruning specification consists of individual iteration bounds for each loop instance, and recursion bounds for recursive calls.

First, we perform the following steps on each program  $p_i$ :

- Unroll each loop as many times as indicated by the pruning specification, and replace the remaining iterations with a **throw**(pruned) statement (to catch the situation where our unrolling was not sufficient to cover all executions).
- Inline procedure calls. Roughly, we proceed as follows. First, we rename the registers in the body if there is any overlap with the calling context. Then, we replace the call with a composition of the following three steps: (1) assign the actual arguments to the input registers of the procedure, (2) execute the procedure body, and (3) assign the output registers of the procedure to the destination registers. If there is recursion, we handle it analogously to loop unrolling (that is, inline to the specified depth and replace the remaining calls with a **throw**(pruned) statement).
- Express all conditionals using conditional throws. This simplifies the encoding algorithm and does not reduce the expressive power (we can wrap labeled blocks around conditionally executed statements, and conditionally exit the block before executing them).

After these transformations, the code contains no more calls, and the throw statements may only cause *pruned*, *abort*, or *break l*. Therefore, each throw has the effect of a *forward jump*; speaking in terms of control flow graphs, our program is now a DAG (directed acyclic graph). The program is thus clearly bounded: the program source contains a finite number of loads, stores, and fences, and each statement can be executed at most once.

We now go through one final transformation step: we modify the syntax for loads, stores, and fences by affixing a unique instruction identifier i (chosen from the pool  $\mathcal{I}$ ) such that cmd(i) matches the command type. Note that the inference rules that describe evaluation of LSL programs choose a nondeterministic identifier; we now reduce this nondeterminism somewhat by choosing a fixed identifier at the time the unrolling is performed.

(register)	r	$\in$	Reg
(procedure)	p	$\in$	Proc
(label)	l	$\in$	Lab
(primitive op)	f	$\in$	Fun
(instruction id)	i	$\in$	$\mathcal{I}$
(value) (undefined) (number) (pointer)	v	€ ::=	Val $\perp$ $\mid n$ $n \in \mathbb{Z}$ $\mid [n_1 \dots n_k]$ $(k \ge 1 \text{ and } n_0, \dots, n_k \in \mathbb{Z})$
(execution state) (ok) (abort) (break) (pruned)	e	€ ::=	Exs ok   abort   break l   pruned
(program statement)	S	€ ::=	$Stm$ $s; s$ $\mid l: s$ $\mid \mathbf{if}(r) \mathbf{throw}(e) \qquad (e \neq ok)$ $\mid r:=(f \ r_1 \ \dots \ r_k) \qquad (k \geq 0)$ $\mid *r:=_i r$ $\mid r:=_i *r$ $\mid \mathbf{fence}_i$

Figure 4.5: The abstract syntax of unrolled LSL programs  $\,$ 

## 4.5.2 Unrolled Programs

The result of the transformation is an unrolled program, which we formally define as follows.

**Definition 21** An unrolled program is a statement s formed according to the rules in Fig. 4.5, such that each identifier  $i \in \mathcal{I}$  occurs at most once in s. An unrolled concurrent program is a tuple of statements  $(s_1, \ldots, s_n)$  where each  $s_i$  is an unrolled program, and such that each identifier  $i \in \mathcal{I}$  occurs at most once in  $s_1, \ldots, s_n$ .

We continue to use the same big-step operational style the semantics (introduced in Section 4.3.1), with the following changes:

- We no longer need the rule (LABEL-CONT) because the code contains no more loops.
- We no longer need the subscript D that represents procedure definitions in sentences of the form  $(\Gamma, \boldsymbol{t}, s \Downarrow_D \Gamma', \boldsymbol{t}', e)$ , and we no longer need the rules (Call-ex) and (Call-ok), because the code contains no more calls.
- For loads, stores, and fences, the identifier *i* is now part of the syntax.

The derived sentences are thus of the form

$$\Gamma, t, s \Downarrow \Gamma', t', e$$

with the following intuitive interpretation: "when starting with a register map  $\Gamma$  and a local trace t, execution of the statement s completes with a register map  $\Gamma'$ , a local trace t', and execution state e." The inference rules are as follows:

$$\frac{\Gamma, \boldsymbol{t}, s \ \Downarrow \ \Gamma', \boldsymbol{t}', ok \qquad \Gamma', \boldsymbol{t}', s' \ \Downarrow \ \Gamma'', \boldsymbol{t}'', e}{\Gamma, \boldsymbol{t}, s \, ; s' \ \Downarrow \ \Gamma'', \boldsymbol{t}'', e} \tag{Comp-ok}$$

$$\frac{\Gamma, \boldsymbol{t}, s \Downarrow \Gamma', \boldsymbol{t}', e \qquad e \neq ok}{\Gamma, \boldsymbol{t}, s; s' \Downarrow \Gamma', \boldsymbol{t}', e}$$
(Comp-skip)

$$\frac{\Gamma, \boldsymbol{t}, s \Downarrow \Gamma', \boldsymbol{t}', e \quad e \notin \{break \ l, continue \ l\}}{\Gamma, \boldsymbol{t}, l : s \Downarrow \Gamma', \boldsymbol{t}', e}$$
(LABEL)

$$\frac{\Gamma, \boldsymbol{t}, s \ \Downarrow \ \Gamma', \boldsymbol{t}', break \ l}{\Gamma, \boldsymbol{t}, l : s \ \Downarrow \ \Gamma', \boldsymbol{t}', ok}$$
 (Label-break)

$$\Gamma, t, \text{throw}(e) \Downarrow \Gamma, t, e$$
 (Throw)

$$\frac{\Gamma(r) = 0}{\Gamma, t, \mathbf{if}(r) s \Downarrow \Gamma, t, ok}$$
 (If-not)

$$\frac{\Gamma(r) \neq 0 \qquad \Gamma, t, s \Downarrow \Gamma', t', e}{\Gamma, t, \text{if}(r) s \Downarrow \Gamma', t', e}$$
(IF-SO)

$$\frac{v = f(\Gamma(r_1), \dots, \Gamma(r_k))}{\Gamma, \mathbf{t}, r := (f \ r_1 \ \dots \ r_k) \ \Downarrow \ \Gamma[r \mapsto v], \mathbf{t}, ok}$$
(Assign)

$$\frac{\mathbf{t}' = \mathbf{t}.append(i, \Gamma(r'), \Gamma(r))}{\Gamma, \mathbf{t}, *r' :=_i r \ \Downarrow \ \Gamma, \mathbf{t}', ok}$$
 (Store-id)

$$\frac{v \in Val \qquad \boldsymbol{t}' = \boldsymbol{t}.append(i, \Gamma(r'), v)}{\Gamma, \boldsymbol{t}, r :=_{i} *r' \ \Downarrow \ \Gamma[r \mapsto v], \boldsymbol{t}', ok} \tag{Load-id}$$

$$\frac{t' = t.append(i, \perp, \perp)}{\Gamma, t, \mathbf{fence}_i \Downarrow \Gamma, t', ok}$$
 (Fence-id)

Just as for regular programs (Def. 20 in Section 4.3.1), we define the semantic function  $E_L$  on unrolled programs:

**Definition 22** For an unrolled program s let  $E_L(s)$  be the set of all tuples  $(\boldsymbol{t},e)$  such that there exists a register map  $\Gamma$  and a derivation for  $\Gamma^0, \boldsymbol{t}^0, s \Downarrow \Gamma, \boldsymbol{t}, e$ .

For notational convenience, define the following function:

**Definition 23** For an unrolled concurrent program  $P = (s_1, ..., s_n)$ , let  $instrs(P) \subset \mathcal{I}$  be the set of all instruction identifiers that appear in the programs  $s_1, ..., s_n$ ).

## 4.5.3 Sound Unrollings

We have not formalized our unrolling algorithm at this point. This section provides a suggested starting point for characterizing soundness of unrollings. However, there remain some open questions about how to unroll concurrent programs soundly on memory models that allow circular dependencies (Section 4.5.4).

To clarify how the unrolled program relates to the original program, we introduce the concept of a *sound unrolling*. Roughly speaking, a sound unrolling of a program p is an unrolled program that (1) models a subset of the executions of p faithfully, and (2) models the remaining executions partially, by terminating with a special execution state pruned.

We show an example of a sound unrolling in Fig. 4.6. The right hand side shows how we unroll the loop two times, and replace the remaining iterations with a "throw pruned" statement. This is a sound unrolling; if the third loop iteration is unreachable, we know that unrolling the loop twice is sufficient. If it is reachable, then there exists an execution that terminates with *pruned* state.

Sound unrollings are useful for verification because we can start with heavily pruned program, and gradually relax the pruning as we discover which parts of the program are reachable. If a reachability analysis can prove that a sound unrolled program never terminates with the state pruned, we know that the unrolled program is equivalent to the original program and have thus successfully reduced the potentially unbounded verification problem for p to a bounded verification problem for p'.

We now define this idea more formally. First, we need to define prefixes and isomorphy of memory traces.

```
loop: {
                                       c := (less than i j);
                                       if (c) throw(break loop);
loop: {
                                       i := (subtract i one);
 c := (lessthan i j);
                                       c := (lessthan i j);
 if (c) throw(break loop);
                                       if (c) throw(break loop);
 i := (subtract i one);
                                       i := (subtract i one);
 throw(continue loop)
                                       c := (lessthan i j);
                                       if (c) throw(break loop);
                                       if (true) throw(pruned)
                                      }
```

Figure 4.6: Unrolling Example: the unrolled LSL program on the right is a sound unrolling of the program on the left.

**Definition 24** A local memory trace  $\mathbf{t} = (I, \prec, adr, val)$  is a prefix of the memory trace  $\mathbf{t}' = (I', \prec', adr', val')$  (written  $\mathbf{t} \sqsubseteq \mathbf{t}'$ ) if there exists a function  $\varphi : I \to I'$  such that all of the following hold:

- $\varphi$  is injective
- for all  $i \in I$  and  $j \in (I \setminus \varphi(I))$ :  $\varphi(i) \prec' j$
- for all  $i \in I : cmd(i) = cmd(\varphi(i))$
- for all  $i, j \in I$ :  $i \prec j \Leftrightarrow \varphi(i) \prec' \varphi(j)$
- for all  $i \in I$ :  $adr'(\varphi(i)) = adr(i)$
- for all  $i \in I$ :  $val'(\varphi(i)) = val(i)$

**Definition 25** Two local memory traces t and t' are isomorphic (written  $t \cong t'$ ) if  $t \sqsubseteq t'$  and  $t' \sqsubseteq t$ .

The following definition captures the requirement on unrollings.

**Definition 26** An unrolled program  $s_u$  is a sound unrolling for the program p = (s, D) if both of the following conditions are satisfied:

- if  $\Gamma, \mathbf{t}, s_u \Downarrow \Gamma', \mathbf{t}', e$  and  $e \neq \text{pruned}$ , then  $\Gamma, \mathbf{t}, s \Downarrow_D \Gamma', \mathbf{t}', e$ .
- if  $\Gamma, t, s \downarrow_D \Gamma', t', e$ , then one of the following must be true:
  - 1. There exists a local memory trace  $\mathbf{t}'' \cong \mathbf{t}'$  such that  $\Gamma, \mathbf{t}, s_u \Downarrow \Gamma', \mathbf{t}'', e$ .
  - 2. There exists a local memory trace  $\mathbf{t}'' \sqsubseteq \mathbf{t}'$  and a register map  $\Gamma''$  such that  $\Gamma, \mathbf{t}, s_u \Downarrow \Gamma'', \mathbf{t}''$ , pruned.

## 4.5.4 Circular Dependencies

While the definition of sound unrolling above seems reasonable when considering uniprocessor executions, some problems may arise on multiprocessors with pathological memory models that allow circular dependencies. Fig. 4.7 illustrates what we mean, by showing a relaxed trace of a concurrent program where the naive unrolling described in the previous section does not work.

We have neither investigated nor formalized this problem yet and leave it as future work to fix the corresponding issues (for example, by specifying restrictions on the memory model under which the unrolling is sound). None of the hardware memory models we studied would allow such a behavior. However, in the presence of speculative stores, such executions are possible and may need to be considered. Parts of the Java Memory Model [50] address similar problems, motivated by security concerns.

## 4.6 Extensions

We now define a few extensions to the basic LSL syntax and semantics that proved useful for our CheckFence implementation. We only briefly mention the aspects of the formalization here, and return to a discussion of how we use them in Chapter 7.

processor 1	processor 2
do {     X = X+1; } while (Y)	if (X == 2) Y = 1;

processor 1	processor 2
load X, 0 store X, 1 load Y, 1 load X, 1 store X, 2	/ load X, 2 / ≈ store Y, 1
•••	

processor 1 proces	processor 2
X = X+1; if $(Y)$ throw(pruned)	if (X == 2) Y = 1;

Figure 4.7: Informal Example: the concurrent program on the top left may produce the global memory trace on the right on a pathological memory model that allows circular dependencies. However, the naive unrolling on the bottom left does neither produce the trace on the right, nor is there an execution that throws *pruned*.

### 4.6.1 Nondeterministic Choice

Under certain circumstances, it is convenient to allow explicit nondeterminism in programs. Usually, this case arises if we wish to replace some system component with a nondeterministic abstraction. For example, instead of modeling a particular memory allocator, we can abstract it using nondeterministic choice. We return to this example in Section 7.2.4. Here, we simply give a technical description of how we support nondeterministic choice.

First, we add a new statement called choose that assigns a nondeterministically chosen value to the specified target register:

$$r :=$$
**choose**  $a \dots b$   $a, b \in \mathbb{Z}$  and  $a \leq b$ 

The bounds a, b must be fixed numbers (they are not registers). Then, we add the following (nondeterministic) inference rule to the trace semantics:

$$\frac{v \in Val \quad a \leq v \quad v \leq b}{\Gamma, \boldsymbol{t}, r := \mathbf{choose} \ a \dots b \ \Downarrow \ \Gamma[r \mapsto v], \boldsymbol{t}, ok} \quad \text{(Assign-choose)}$$

#### 4.6.2 Atomic Blocks

To model synchronization operations, we support *atomic blocks*. On the level of LSL programs, atomic blocks are statements with the following syntax:

#### atomic s

Atomic blocks may be nested; however, all but the outermost block are redundant. The semantic meaning of atomic blocks is not local to a thread (it involves the particulars of the memory model) and is described in Section 3.4.1.

## 4.6.3 Tagged Unions

During our implementation of the CheckFence tool, we found that it is desirable to add some limited form of user-defined types to LSL. Such types are useful in supporting packed words, or in implementing extended runtime type checking. Our tagged unions are not meant for supporting C unions and bear no similarity; they are more similar to tagged unions as used by OCaml.

We found that the following "simple-minded" version of tagged unions provides a reasonable compromise between expressive power and implementability:

• A program may declare a tagged union type using the following syntax (where  $k \geq 0$  and  $tag, field_1, \ldots, field_k$  are identifiers):

#### **composite** $tag (field_1, \ldots, field_k)$

- For each tagged union declaration, we enlarge the set of syntactic values Val to include values of the form  $tag(v_1, \ldots, v_k)$  where the  $v_i$  are regular (not composite) syntactic values.
- For each tagged union declaration, we add the following basic functions to Fun:
  - The k-ary function  $make\_tag$  is defined on all k-tuples  $(v_1, \ldots, v_k)$  such that each  $v_i$  is a non-composite value. The function produces the value  $tag(v_1, \ldots, v_k)$ .
  - For each  $i \in \{1, ..., k\}$ , the unary function  $get\_tag\_field_i$  is defined on values  $tag(v_1, ..., v_k)$  and returns the value  $v_i$ .
  - For each  $i \in \{1, ..., k\}$ , the binary function  $set\_tag\_field_i$  is defined on pairs  $(tag(v_1, ..., v_k), v)$  where v is a non-composite value, and it returns the value  $tag(v_1, ..., v_{i-1}, v, v_{i+1}, ..., v_k)$ .

Note that we do not need to provide a function corresponding to the case expression in OCaml, because C programs can not query the runtime type of a value.

We describe how we use tagged unions to support packed words in Section 7.2.5.

# Chapter 5

# Encoding

In this chapter, we describe how to construct, for a given unrolled concurrent program  $P = (s_1, \ldots, s_n)$  and memory model Y, a propositional formula  $\Phi_{P,Y}$  over a set of variables  $V_{P,Y}$  such that each solution of  $\Phi_{P,Y}$  corresponds to a concurrent execution of P on Y and vice versa:

$$\left[ \begin{array}{c} \text{Concurrent Executions} \\ \boldsymbol{T} \in E(P,Y) \end{array} \right] \leftarrow (\text{correspond to}) \rightarrow \left[ \begin{array}{c} \text{Valuations } \nu \text{ of } V_{P,Y} \\ \text{such that } \llbracket \Phi_{P,Y} \rrbracket^{\nu} = true \end{array} \right]$$

This encoding lays the technical foundation for our verification method. In Chapter 6, we will show how to utilize  $\Phi_{P,Y}$  to check the consistency of concurrent data type implementations, by expressing the correctness of executions T in such a way that we can carry it over to valuations  $\nu$  under the above correspondence and then use a SAT solver to decide whether all executions are correct.

This chapter describes how to construct  $\Phi = \Phi_{P,Y}$  (we assume fixed P, Y and thus drop the subscript) and proves that  $\Phi$  indeed captures the semantics of the program P and memory model Y. We start by defining the vocabulary, the variables, and the correspondence between the variables and the executions:

- In Section 5.1, we describe the vocabulary we use for constructing the formula  $\Phi$ . We give a list of the required set symbols  $\mathcal{S}$  and typed function symbols  $\mathcal{F}$ , and define the set of variable symbols  $V_{P,Y} \subset \mathcal{V}$  that we need to capture the particulars of executions of P on Y. Note that because we are operating on an unrolled program that produces a bounded number of instructions, a finite number of variables is sufficient.
- In Section 5.2, we show how valuations and executions correspond, by defining two maps (1) for each global trace  $T \in E(P,Y)$  a valuation  $\nu(T)$ , and (2) for each valuation  $\nu$  a structure  $T(\nu)$ .

Next, we break down the formula  $\Phi$  into individual components

$$\Phi = \Psi \wedge \Theta \wedge \bigwedge_{k=1}^{n} \Pi_{k}$$

that capture the individual requirements on concurrent executions (as defined in Section 2.1.6):

- A concurrent execution is a global trace. The formula  $\Psi$  captures the corresponding constraints. We show how to construct  $\Psi$  in Section 5.3.
- The execution must be allowed by the memory model Y. The formula  $\Theta$  encodes the corresponding constraints. We show how to construct  $\Theta$  in Section 5.4.
- For each thread  $k \in \{1, ..., n\}$ , the execution must be consistent with the semantics of the program  $s_k$ . The formulae  $\Pi_1, ..., \Pi_n$  capture the corresponding constraints. In Section 5.5, we show how we encode each  $\Pi_k$ . We introduce symbolic local traces and give a pseudocode algorithm for the encoding. We then prove that the encoding algorithm is correct. Because it is quite voluminous, the core of the proof is broken out into Appendix A.

Finally, in Section 5.6, we show that  $\Phi$  is correct, in the following sense: for all valuations  $\nu$  that satisfy  $\Phi$ ,  $\mathbf{T}(\nu)$  is in E(P,Y), and conversely, for all executions  $\mathbf{T} \in E(P,Y)$ , the valuation  $\nu(\mathbf{T})$  satisfies  $\Phi$ .

To simplify the notation throughout this chapter, we assume that we are working with a fixed unrolled concurrent program  $P = (s_1, \ldots, s_n)$  (as defined in Section 4.5.2) and memory model  $Y = (\mathcal{R}, \phi_1, \ldots, \phi_k)$  (as defined in Section 3.3.1). Moreover, we make the following definitions:

- $I_P \subset \mathcal{I}$  is the (finite) set of all instruction identifiers that occur in P.
- $proc_P: I_P \to \{1, ..., n\}$  is the function that maps an instruction i onto the number of the thread within which it occurs.
- $\prec_P$  is the partial order on  $I_P$  such that  $i \prec_P j$  if  $proc_P(i) = proc_P(j)$  and i precedes j in  $s_k$  (lexically).

# 5.1 Vocabulary for Formulae

We construct our formulae over an interpreted vocabulary which defines set symbols  $\mathcal{S}$ , typed function symbols  $\mathcal{F}$  and typed variable symbols  $\mathcal{V}$ , as well as an interpretation of the symbols (to review the logic framework, refer to Section 2.2).

Our formula  $\Phi$  (as well as its subformulae  $\Psi$ ,  $\Theta$ , and  $\Pi_k$ ) are formed over the interpreted vocabulary  $\sigma = (\mathcal{S}, \mathcal{F}, \mathcal{V})$  using a finite set of variables  $V_{P,Y} \subset \mathcal{V}$ . The variables in  $V_{P,Y}$  represent the particulars of the execution (what instructions are executed, the values they assume, etc.). We now define these components in more detail.

# 5.1.1 Set Symbols

We let S contain the following set symbols

 $\{instr, value, status\} \subset \mathcal{S},$ 

and we define the following interpretation

- $\llbracket instr \rrbracket = I_P$  is the set of instruction identifiers that appear in the program P.
- [value] = Val is the set of syntactic LSL values.
- [status] = Exs is the set of execution states.

The sets Val and Exs are defined in Fig. 4.5 in Section 4.5.2.

## 5.1.2 Function Symbols

We let  $\mathcal{F}$  contain the following function symbols which represent the basic unary and binary functions used by LSL:

 $\{identity, bitnot, minus, pointer, getbase, getoffset\} \in \mathcal{F}^{value \to value}$   $\{bitand, bitor, bitxor, add, subtract, multiply, div, mod,$   $equals, notequals, less than, less eq, shift left, shift right, offset\} \in \mathcal{F}^{value \times value \to value}$ 

We interpret these functions according to how they were defined in Section 4.2.8. Furthermore, we let  $\mathcal{F}$  contain the constant functions

$$\{v \mid v \in Val\} \subset \mathcal{F}^{value}$$
  
 $\{i \mid i \in I_P\} \subset \mathcal{F}^{instr}$ 

with interpretation  $[\![v]\!] = v$  and  $[\![i]\!] = i$ , respectively.

# 5.1.3 Variable Symbols

We let  $V_{P,Y}$  be the disjoint union of the following variable sets:

$$V_{P,Y} = V_{D} \cup V_{A} \cup V_{G} \cup V_{U} \cup V_{S} \cup V_{M}$$

where the individual variable sets are defined as follows:

- We let  $V_D = \{D_i \mid i \in accesses(I_P)\} \subset \mathcal{V}^{value}$  be a set of first-order variable symbols that represent values loaded or stored by instructions. The type of these variables is value.
- We let  $V_A = \{A_i \mid i \in accesses(I_P)\} \subset \mathcal{V}^{value}$  be a set of first-order variable symbols that represent the address of a memory access. The type of these variables is value.
- We let  $V_G = \{G_i \mid i \in I_P\} \subset \mathcal{V}^{bool}$  be a set of first-order variable symbols used to represent whether the instruction i is executed or not. The type of these variables is bool.
- We let  $V_U = \{U_k \mid 1 \le k \le n\} \subset \mathcal{V}^{status}$  be a set of first-order variable symbols used to represent the execution state with which each thread terminates (where n is the number of threads in P). The type of these variables is status.
- We let  $V_S = \{S_{ij} \mid i \in loads(I_P) \land j \in stores(I_P)\} \subset \mathcal{V}^{bool}$  be a set of first-order variable symbols such that  $S_{ij}$  represents whether the seed of load i is the store j. The type of these variables is bool.
- We let  $V_M$  be a set of first-order variables that represent properties of the trace related to the memory model  $Y = (\mathcal{R}, \phi_1, \dots, \phi_k)$ . To simplify the notation, let |R| be the arity of each variable  $R \in \mathcal{R}$ . Then we define the variables

$$V_M = \{M_{i_1...i_{|R|}}^R \mid R \in \mathcal{R} \text{ and } i_1, ..., i_{|R|} \in I_P\} \subset \mathcal{V}^{bool}$$

to be a set of first-order boolean variables. The role of these variables is to represent the relational variables  $\mathcal{R}$  used by the axiomatic memory model specification Y.

For example, for sequential consistency,  $\mathcal{R} = \{memorder\}$  and we define  $V_M = \{M_{ij}^{memorder} \mid i, j \in I_P\}$ . The variable  $M_{ij}^{memorder}$  then represents  $(i <_M j)$ .

## 5.2 Valuations and Executions

To describe the correspondence between valuations and executions, we first define the execution  $T(\nu)$  that corresponds to a given valuation  $\nu$ .

**Definition 27** For a valuation  $\nu$  that assigns values to all variables in  $\sigma$ , define

$$T(\nu) = (I_{\nu}, \prec_{\nu}, proc_{\nu}, adr_{\nu}, val_{\nu}, seed_{\nu}, stat_{\nu}),$$

where

- $I_{\nu} = \{i \in I_P \mid [\![G_i]\!]^{\nu} = true\}$
- $proc_{\nu} = proc|_{I_{\nu}}$
- $\bullet \prec_{\nu} = \prec_P |_{I_{\nu} \times I_{\nu}}$
- $adr_{\nu}: I_{\nu} \to Val \ is \ the \ function \ that \ maps \ i \mapsto [\![A_i]\!]^{\nu}$
- $val_{\nu}: I_{\nu} \to Val \ is \ the \ function \ that \ maps \ i \mapsto [\![D_i]\!]^{\nu}$
- $seed_{\nu}: I_{\nu} \rightharpoonup I_{\nu}$  is the partial function such that (1)  $i \in dom seed_{\nu}$  iff there is exactly one  $j \in I_{\nu}$  such that  $[S_{ij}]^{\nu} = true$ , and (2)  $seed_{\nu}(i) = j$  for the j such that  $[S_{ij}]^{\nu} = true$ .
- $stat_{\nu} : \mathbb{N} \to Exs$  is the function that maps  $k \mapsto [\![U_k]\!]^{\nu}$

We now proceed to the definition of the valuation  $\nu(T)$  that corresponds to a given execution T. The situation is slightly more complicated than before, because there is in general more than one valuation to describe the same execution.

Specifically, the memory model axioms state that for any valid execution, there exists a valuation of the memory model relation variables  $\mathcal{R}$  that satisfies the axioms. However, there could be any number of such justifying valuations for the same global trace. For example, looking at sequential consistency, we see that the same global trace can be the result of more than one interleaving, because the global trace only captures the seeding store for each load, but not how accesses are globally interleaved.

To "determinize" the function  $\nu(T)$ , we pick an arbitrary but fixed valuation  $\nu$ among all the possible ones; we achieve this by assuming some arbitrary total order over all valuations, and picking the minimal one.

#### **Definition 28** For an execution

$$T \in E(P, Y)$$
  $T = (I_T, \prec_T, proc_T, adr_T, val_T, seed_T, stat_T)$ 

define the valuation  $\nu(T)$  as follows

• For 
$$i \in accesses(I_P)$$
, we let  $\nu(\mathbf{T})(D_i) = \begin{cases} val_{\mathbf{T}}(i) & if \ i \in I_{\mathbf{T}} \\ \bot & otherwise \end{cases}$   
• For  $i \in accesses(I_P)$ , we let  $\nu(\mathbf{T})(A_i) = \begin{cases} adr_{\mathbf{T}}(i) & if \ i \in I_{\mathbf{T}} \\ \bot & otherwise \end{cases}$ 

• For 
$$i \in accesses(I_P)$$
, we let  $\nu(\mathbf{T})(A_i) = \begin{cases} adr_{\mathbf{T}}(i) & \text{if } i \in I_{\mathbf{T}} \\ \bot & \text{otherwise} \end{cases}$ 

• For 
$$i \in I_P$$
, we let  $\nu(\mathbf{T})(G_i) = \begin{cases} true & \text{if } i \in I_{\mathbf{T}} \\ \text{false otherwise} \end{cases}$ 

- For  $k \in \{1, ..., n\}$ , we let  $\nu(\mathbf{T})(U_k) = stat_{\mathbf{T}}(k)$
- For  $i \in loads(I_P)$  and  $j \in stores(I_P)$ , we let  $\nu(\mathbf{T})(S_{ij}) = \begin{cases} true & if \ i, j \in I_{\mathbf{T}} \ and \ seed_{\mathbf{T}}(i) = j \\ false & otherwise \end{cases}$
- Because  $T \in E(P,Y)$  implies  $T \in E_G(Y)$ , we know (by Def. 16 in Section 3.3.1) that there exists a valuation  $\nu$  of the variables  $\mathcal R$  such that for all axioms  $\phi$  of Y,  $\llbracket \phi \rrbracket_T^{\nu} = \text{true. Now, pick a minimal such } \nu$  (according to some arbitrary, fixed order on valuations), and extend it by defining for each second-order variable  $R \in \mathcal{R}$  and  $i_1, \ldots, i_{|R|} \in I_P$

$$\nu(\mathbf{T})(M_{i_1...i_{|R|}}^R) = [\![R]\!]^{\nu}(i_1,\ldots,i_{|R|}).$$

#### 5.3 The Formula $\Psi$

We start by showing how we construct the formula  $\Psi$ , which captures the properties of global traces in the following sense:

- • for each global trace  $\pmb{T},\, [\![\Psi]\!]^{\nu(\pmb{T})}=true$
- $T(\nu)$  is a global trace for each valuation  $\nu$  such that  $[\![\Psi]\!]^{\nu} = true$

To simplify the notation, let  $L = loads(I_P)$  and  $S = stores(I_P)$ . Then we define:

$$\Psi = \bigwedge_{l \in L} \bigwedge_{s \in S} (S_{ls} \Rightarrow G_l \wedge G_s \wedge (D_l = D_s) \wedge (A_l = A_s))$$
 (5.1)

$$\wedge \bigwedge_{l \in L} \left( \left( G_l \wedge \bigwedge_{s \in S} \neg S_{ls} \right) \Rightarrow (D_l = \bot) \right)$$
 (5.2)

$$\wedge \bigwedge_{l \in L} \bigwedge_{s \in S} \bigwedge_{s' \in (S \setminus \{s\})} \neg (S_{ls} \wedge S_{ls'}) \tag{5.3}$$

Clearly, the formula reflects the conditions in the definition of global traces (Section 2.1.4) by requiring (1) that the variables  $S_{ls}$  encode a valid partial function seed from the set of executed loads to the set of executed stores, and (2) that the address and data values are consistent with that seed function.

The following two lemmas capture the properties of  $\Psi$  more formally. We use them in our final correctness theorem.

**Lemma 29** For all valuations  $\nu$  such that  $\operatorname{dom} \nu \supset V_A \cup V_D \cup V_G \cup V_S$  and  $\llbracket \Psi \rrbracket^{\nu} =$  true, the structure  $\mathbf{T}(\nu)$  is a global trace.

**Lemma 30** For any execution  $T \in E(P,Y)$  and for all  $k \in \{1,\ldots,n\}$ , we have  $\llbracket \Psi \rrbracket^{\nu(T)} = true$ .

The proofs are conceptually easy, but a little tedious. We include them for completeness; the reader may skim them and proceed to the next section.

PROOF. (Lemma 29) We have to show the items listed in Def. 2 (Section 2.1.4), assuming  $I_{\nu}$ ,  $\prec_{\nu}$ ,  $proc_{\nu}$ ,  $adr_{\nu}$ ,  $val_{\nu}$ ,  $seed_{\nu}$ ,  $stat_{\nu}$  are as defined in Def. 27) above. They are mostly straightforward, and we show only the slightly more interesting ones here:

• Show [ $seed_{\nu}$  is a partial function  $loads(I_{\nu}) \rightharpoonup stores(I_{\nu})$ ]. By construction,  $seed_{\nu}$  always satisfies this.

- Show [if  $seed_{\nu}(l) = s$ , then  $adr_{\nu}(l) = adr_{\nu}(s)$  and  $val_{\nu}(l) = val_{\nu}(s)$ ]. If seed(l) = s, then  $[S_{ls}]^{\nu} = true$ . Therefore (because (5.1) evaluates to true) we know (1)  $[G_{l}]^{\nu} = [G_{s}]^{\nu} = true$  and therefore s, l are elements of both dom  $adr_{\nu}$  and dom  $val_{\nu}$ , and (2)  $[D_{l}]^{\nu} = [D_{s}]^{\nu}$  and  $[A_{l}]^{\nu} = [A_{s}]^{\nu}$ , and thus the claim follows.
- Show [if  $l \in (loads(I_{\nu}) \setminus dom seed_{\nu})$ , then  $val_{\nu}(l) = \bot$ ].  $l \in loads(I_{\nu})$  implies  $\llbracket G_{l} \rrbracket^{\nu} = true$ . Also, the fact that  $l \notin dom seed_{\nu}$  implies that there is no s such that  $\llbracket S_{ls} \rrbracket^{\nu} = true$  (the only other possibility would be that  $\llbracket S_{ls} \rrbracket^{\nu} = true$  for more than one j, which is ruled out by (5.3)). Therefore, (5.2) guarantees that  $\llbracket D_{l} \rrbracket^{\nu} = \bot$  from which the claim follows.

PROOF. (Lemma 30) Let  $T = (I_T, \prec_T, proc_T, adr_T, val_T, seed_T, stat_T)$  and  $\nu = \nu(T)$  as defined in Def. 28. Then  $I_T \subset I_P$  because the executed instructions must be a subset of the instructions appearing in the concurrent program. Now, we know each line of  $\Psi$  must be satisfied by  $\nu$ :

- Show (5.1). If  $[\![S_{ls}]\!]^{\nu} = true$ , then  $seed_{\mathbf{T}}(l) = s$ , which implies (1)  $l, s \in I_{\mathbf{T}}$  and thus  $[\![G_l]\!]^{\nu} = [\![G_s]\!]^{\nu} = true$ , and (2)  $adr_{\mathbf{T}}(l) = adr_{\mathbf{T}}(s)$  and thus  $[\![A_l = A_s]\!]^{\nu} = true$ , and (3)  $val_{\mathbf{T}}(l) = val_{\mathbf{T}}(s)$  and thus  $[\![D_l = D_s]\!]^{\nu} = true$ . This implies that (5.1) is satisfied.
- Show (5.2). We consider each  $l \in loads(I_P)$  of the outer conjunction separately. If  $\llbracket G_l \rrbracket^{\nu} = false$  or  $\llbracket D_l \rrbracket^{\nu} = \bot$ , we are done for this l. Otherwise, we know  $l \in I_T$  and  $val_T(l) \neq \bot$ . Because T is a global trace, this implies that there exists a  $s \in stores(I_T)$  such that  $seed_T(l) = s$ . Then  $\llbracket S_{ls} \rrbracket^{\nu} = true$  and the clause is satisfied.
- Show (5.3). By definition of global traces,  $seed_T$  is a partial function and there can therefore be at most one s for any l such that  $seed_T(l) = s$ . This implies

that there is at most one s such that  $[S_{ls}]^{\nu} = true$  and the clause is thus always satisfied.

## 5.4 Encoding the Memory Model

In this section we describe how to encode the memory model constraints given by the axiomatic specification Y as a propositional formula  $\Theta$ .

The specification  $Y = (\mathcal{R}, \phi_1, \dots, \phi_k)$  already contains formulae (the "axioms"  $\phi_1, \dots, \phi_k$ ). However, these axioms still need to be converted to propositional format. To do so, we perform the following steps:

- Eliminate quantifiers. Because we use a restricted form of quantifiers, we know each quantifier ranges over a subset of instructions. We can therefore replace quantifiers by finite disjunctions or conjunctions.
- Eliminate the second-order variables in  $\mathcal{R}$ . By definition (Def. 13 in Section 3.3.1), the variables in  $\mathcal{R}$  are of the type

$$\underbrace{instr \times \cdots \times instr}_{k} \rightarrow bool$$

for some  $k \geq 0$ . We can thus represent each such variable by  $|I_P|^k$  boolean first-order variables. Each first-order variable represents the value of the second order value for a specific instruction tuple.

We now describe this procedure with a little more detail.

## 5.4.1 Encoding procedure

For all axioms, we perform the following transformations.

1. First, we eliminate all quantifiers. Because of the syntax we use for axiomatic memory model specifications (see Fig. 3.7 in Section 3.3.1), the quantifiers occur in the form (∀ p X : φ) and (∃ p X : φ) where p ∈ {load, store, fence, access} and X ∈ V<sup>instr</sup>. We use the following notations: (1) for a set of instructions I ⊂ I we let p(I) ⊂ I be the subset described by p, (2) we let [i/X]φ denote the formula φ where each free occurrence of X has been replaced by i. Then we can describe the transformation step by the following rules:

$$(\forall p \ X : \phi) \quad \mapsto \quad \bigwedge_{i \in p(I_P)} (\neg G_i) \lor [i/X] \phi$$
$$(\exists p \ X : \phi) \quad \mapsto \quad \bigvee_{i \in p(I_P)} G_i \land [i/X] \phi$$

As a result, we obtain transformed formulae  $\phi'_1, \ldots, \phi'_k$ .

2. Now, for each occurrence of each relation variable  $R \in \mathcal{R}$ , we perform the following replacement

$$R(i_1, \dots, i_{|R|}) \quad \mapsto \quad M^R_{i_1 \dots i_{|R|}}$$

(note that the  $i_k$  are constants because we replaced all occurrences of instruction variables by constants during the previous step). As a result, we obtain transformed formulae  $\phi''_1, \ldots, \phi''_k$ .

3. Finally, we replace all occurrences of the following function symbols:

$$access(i) \mapsto \begin{cases} true & \text{if } cmd(i) \in \{load, store\} \\ false & \text{otherwise} \end{cases}$$

$$progorder(i,j) \mapsto \begin{cases} true & \text{if } i \prec_P j \\ false & \text{otherwise} \end{cases}$$

$$aliased(i,j) \mapsto \begin{cases} (A_i = A_j) & \text{if } i, j \in accesses(I_P) \\ false & \text{otherwise} \end{cases}$$

$$seed(i,j) \mapsto \begin{cases} S_{ij} & \text{if } i \in loads(I_P) \\ & \text{and } j \in stores(I_P) \end{cases}$$

$$false & \text{otherwise}$$

As a result, we obtain transformed formulae  $\phi_1''', \dots, \phi_k'''$ 

#### 5.4.2 The Formula $\Theta$

After performing the transformation steps described in the previous section, our axioms are now propositional formulae  $\phi_1''', \ldots, \phi_k'''$  with variables in  $V_A \cup V_G \cup V_S \cup V_M$ . We can then simply take the conjunction to obtain the desired formula

$$\Theta = \phi_1^{\prime\prime\prime} \wedge \cdots \wedge \phi_k^{\prime\prime\prime}.$$

The following two lemmas capture the properties of  $\Theta$  more formally. We use them in our final correctness theorem.

**Lemma 31** If  $\nu$  is a valuation of  $\sigma$  such that  $\operatorname{dom} \nu = V_{P,Y}$  and  $\llbracket \Theta \rrbracket^{\nu} = \text{true}$  and  $\llbracket \Psi \rrbracket^{\nu} = \text{true}$ , then  $\mathbf{T}(\nu) \in E_G(Y)$ .

**Lemma 32**  $\llbracket \Theta \rrbracket^{\nu(T)} = true \ for \ any \ execution \ T \in E(P,Y).$ 

PROOF. (Lemma 31). First, let  $\nu'$  be the valuation that extends  $\nu$  to the relation variables  $R \in \mathcal{R}$  by defining  $\nu'(R)(i_1, \ldots, i_{|R|}) = [\![M_{i_1 \ldots i_{|R|}}^R]\!]^{\nu}$ . Now we want to show that  $[\![\phi_k]\!]_{\mathbf{T}(\nu)}^{\nu'} = true$  for all k, because that then implies  $\mathbf{T}(\nu) \in E_G(Y)$  as desired. Assume we are given some fixed k.

Define the interpretation  $[\![.]\!]_{\nu}$  as follows:

$$[[instr]]_{\nu} = I_{P}$$

$$[[load]]_{\nu}(i) = \begin{cases} true & \text{if } cmd(i) = load \\ false & \text{otherwise} \end{cases}$$

$$[[store]]_{\nu}(i) = \begin{cases} true & \text{if } cmd(i) = store \\ false & \text{otherwise} \end{cases}$$

$$[[fence]]_{\nu}(i) = \begin{cases} true & \text{if } cmd(i) = fence \\ false & \text{otherwise} \end{cases}$$

$$[[access]]_{\nu}(i) = \begin{cases} true & \text{if } cmd(i) \in \{load, store\} \\ false & \text{otherwise} \end{cases}$$

$$[[progorder]]_{\nu}(i,j) = \begin{cases} true & \text{if } i \prec_{P} j \\ false & \text{otherwise} \end{cases}$$

$$[[aliased]]_{\nu}(i,j) = \begin{cases} true & \text{if } i,j \in accesses(I_{P}) \text{ and } [[A_{i}]]^{\nu} = [[A_{j}]]^{\nu} \\ false & \text{otherwise} \end{cases}$$

$$[[seed]]_{\nu}(i,j) = \begin{cases} true & \text{if } i \in loads(I_{P}), \ j \in stores(I_{P}) \text{ and } [[S_{ij}]]^{\nu} = true \\ false & \text{otherwise} \end{cases}$$

Now, looking at transformation step 1, observe that

$$[\![\phi_k]\!]_{T(\nu)}^{\nu'} = [\![\phi_k']\!]_{\nu}^{\nu'}$$

#### because

• The conjunctions/disjunctions that we substituted in precisely capture the semantics of the quantification: the quantifier of the left goes over a smaller domain than the conjunction/disjunction on the right, because the latter includes instructions that are not executed. However, for such instructions, the guard evaluates to false and renders the corresponding subformula of the conjunction/disjunction irrelevant.

- On subformulae u(i) or b(i,j) where u,b are unary/binary relations and  $[G_i]^{\nu} = [G_j]^{\nu} = true$ , the evaluation functions  $[.]^{\nu'}_{T(\nu)}$  and  $[.]^{\nu'}_{\nu}$  are the same:
  - For load, store, access, fence, progorder, and aliased it is clear directly from the definitions.
  - For seed, we need to use the assumption of the Lemma that states  $\llbracket \Psi \rrbracket^{\nu} = true$ , which guarantees that  $\llbracket S_{ij} \rrbracket^{\nu'} = true$  if and only if  $seed_{\mathbf{T}(\nu)}(i) = j$ .
- Therefore, the evaluations of the formula are the same except on subformulae u(i) or b(i,j) where i,j are instruction constants and not both guards evaluate to true. Because the original formula  $\phi_k$  does not contain instruction constants, such subformulae must have been substituted in during the transformation step. This implies that the value to which u(i) or b(i,j) evaluate is irrelevant because the subformula of the conjunction/disjunction that contains u(i) or b(i,j) already evaluates to true/false and has no bearing on the satisfaction of the containing conjunction/disjunction.

Next, looking at transformation step 2, observe that  $\llbracket \phi_k' \rrbracket_{\nu}^{\nu'} = \llbracket \phi_k'' \rrbracket_{\nu}^{\nu}$  because we defined  $\nu'$  purposely so that the substituted variables evaluate to the same value. Looking at transformation step 3, observe that  $\llbracket \phi_k'' \rrbracket_{\nu}^{\nu} = \llbracket \phi_k''' \rrbracket^{\nu}$  because we constructed the interpretation  $\llbracket . \rrbracket_{\nu}$  to match the substitutions performed in this step.

Putting the three observations together, we conclude

$$[\![\phi_k]\!]_{\mathbf{T}(\nu)}^{\nu'} = [\![\phi_k']\!]_{\nu}^{\nu'} = [\![\phi_k'']\!]_{\nu}^{\nu} = [\![\phi_k''']\!]^{\nu} = true.$$

PROOF. (Lemma 32). We want to show  $\llbracket \phi_k''' \rrbracket^{\nu(T)} = true$  for all k. Let k be fixed. First, define the interpretation  $\llbracket . \rrbracket_{\nu(T)}$  the same way as we defined  $\llbracket . \rrbracket_{\nu}$  in the proof of Lemma 31.

By definition of  $\nu(T)$  we know that  $[\![\phi]\!]_T^{\nu(T)} = true$ .

For the same reasons as explained in the proof of Lemma 31, this implies that  $\llbracket \phi' \rrbracket_{\nu(T)}^{\nu(T)} = true$ . In transformation step 2, we substitute terms with identical values under  $\nu(T)$  (by Definition of  $\nu(T)$ ), and therefore we know  $\llbracket \phi'' \rrbracket_{\nu(T)}^{\nu(T)} = true$ . Finally, in transformation step 3, observe that we constructed the interpretation  $\llbracket . \rrbracket_{\nu(T)}$  to match the substitutions performed in this step, so  $\llbracket \phi'''_k \rrbracket^{\nu(T)} = true$  as needed to conclude the proof.  $\square$ 

# 5.5 Encoding Local Traces

In this section, we describe how to encode the local program semantics of each thread  $k \in \{1, ..., n\}$  as a formula  $\Pi_k$  such that each solution of  $\Pi_k$  corresponds to a local trace of the unrolled program  $s_k$ .

To represent the local program semantics, we first define *symbolic traces*. The purpose of symbolic traces is to concisely represent the highly nondeterministic semantics of unrolled programs (Section 4.5.2) by representing values using variables, terms, and formulae.

We now give a rough overview of the structure of this section:

- In Section 5.5.1, we define symbolic traces. Our definition of a symbolic trace  $\bar{t}$  is similar to the definition of a local memory traces t (the overline serves as a visual reminder of the symbolic nature of the trace), but it uses variables, terms, and formulae rather than explicit values.
- In Section 5.5.2, we describe how to evaluate a symbolic trace  $\bar{t}$  for a given valuation  $\nu$  of the variables in  $\bar{t}$ , obtaining a local memory trace  $[\bar{t}]^{\nu}$ .
- Next, we describe our encoding algorithm, both with pseudocode and formal inference rules (Sections 5.5.4 and 5.5.5). Our encoding algorithm takes an unrolled program s and produces a symbolic trace.

- In Section 5.5.6, we show that the encoding is correct, in the sense that the satisfying valuations of the symbolic trace exactly correspond to the executions of the unrolled program. This proof is the key to to our encoding algorithm and its construction heavily influenced our formalization of concurrent executions and memory traces. Because it is quite voluminous, the core of the proof is broken out into Appendix A.
- Finally, in Section 5.5.7 we utilize our encoding algorithm to construct the formula  $\Pi_k$ , which is the primary goal of this section.

### 5.5.1 Symbolic Traces

Just like local memory traces, symbolic traces consist of a totally ordered set of instructions of a fixed type (load, store, or fence). However, a symbolic trace represents many actual memory traces with varying values. Therefore, a symbolic trace differs from a normal trace as follows:

- The values returned by loads are represented by variables of type *value*, rather than by explicit value.
- The address and data values of each instruction are represented by terms of type *value*, rather than by explicit values. These terms follow the syntax defined in Fig. 2.3 and use the vocabulary defined in Section 5.1.
- Some instructions may not always be executed (depending on the path taken through the program). We express this by defining a *guard* for each instruction; the guard is a formula representing the conditions under which this instruction gets executed.

We show an informal example of a symbolic trace that represents the traces of a program in Fig. 5.1.

**Definition 33** A symbolic trace is a tuple  $\overline{t} = (I, \prec, V, \overline{adr}, \overline{val}, \overline{guard})$  such that

x = [0 1]; r = *x;	guard	command	address,value
if (r != 0)	true	load	$[0\ 1],\ D_1$
r = *r; *x = r	$(D_1 \neq 0)$ true	load store	$D_1, D_2$ [0 1], $((D_1 \neq 0) ? D_2 : D_1)$
		I	

Figure 5.1: Informal Example: the program on the left is represented by the symbolic trace on the right. The symbols  $D_1, D_2$  represent the values loaded by the first and second load, and they appear in the formulae that represent subsequent guards, values, and addresses.

- I is a set of instructions
- $\bullet \prec is \ a \ total \ order \ over \ I$
- $V \subset \mathcal{V}^{\text{value}}$  is a finite set of first-order variables of type value.
- $\overline{adr}$  is a function  $I \to \mathcal{T}^{\text{value}}$  that maps each instruction to a term of type value over the variables V.
- $\overline{val}$  is a function  $I \to \mathcal{T}^{\text{value}}$  that maps each instruction to a term of type value over the variables V.
- $\overline{guard}$  is a function  $I \to \mathcal{T}^{\text{bool}}$  that maps each instruction to a formula over the variables V.

Let  $\overline{Ltr}$  be the set of all symbolic traces. Let  $\overline{\bf t}^0$  be the symbolic trace for which  $I=V=\emptyset$ .

## 5.5.2 Evaluating Symbolic Traces

If we assign values to the variables of a symbolic trace, we get a local memory trace. More formally, we extend the evaluation function  $[\![.]\!]^{\nu}$  (defined for formulae in Section 2.2.3) to symbolic traces as follows.

**Definition 34** For a symbolic trace  $\bar{t} = (I, \prec, V, \overline{adr}, \overline{val}, \overline{guard})$  and valuation  $\nu$  such that  $V \subset \text{dom } \nu$ , define  $[\![\bar{t}]\!]^{\nu} = (I', \prec', adr, val)$  where

- $I' = \{i \in I \mid [\overline{guard}(i)]^{\nu} = true\}$
- $\bullet \prec' = \prec |_{(I' \times I')}$
- $\bullet \ adr(i) = [\![ \overline{adr}(i) ]\!]^{\nu}$
- $val(i) = [\overline{val}(i)]^{\nu}$

It follows directly from the definitions that the evaluation  $[\![\bar{t}]\!]^{\nu}$  of a symbolic trace  $\bar{t}$  is a local trace.

## 5.5.3 Appending Instructions

During our encoding algorithm, we build symbolic traces by appending instructions one at a time. The following definition provides a notational shortcut to express this operation.

**Definition 35** For a symbolic trace  $\overline{t} = (I, \prec, V, \overline{adr}, \overline{val}, \overline{guard})$  and for an instruction  $i \in (\mathcal{I} \setminus I)$ , terms  $a, v \in \mathcal{T}^{\text{value}}$  and a formula  $g \in \mathcal{T}^{\text{bool}}$  we use the notation

to denote the symbolic trace  $(I', \prec', V', \overline{adr}', \overline{val}', \overline{guard}')$  where

- $\bullet \ I' = I \cup \{i\}$
- $\bullet \ \prec' = \prec \cup (I \times \{i\})$
- $\bullet \ V' = V \cup FV(a) \cup FV(v) \cup FV(g)$

• 
$$\overline{adr}'(x) = \begin{cases} \overline{adr}(x) & \text{if } x \neq i \\ a & \text{if } x = i \end{cases}$$

• 
$$\overline{val}'(x) = \begin{cases} \overline{val}(x) & \text{if } x \neq i \\ v & \text{if } x = i \end{cases}$$

• 
$$\overline{guard}'(x) = \begin{cases} \overline{guard}(x) & \text{if } x \neq i \\ g & \text{if } x = i \end{cases}$$

We now proceed to the description of the encoding algorithm for programs. The algorithm takes as input an unrolled program (as defined in Section 4.5.1), and returns a symbolic trace that represents all executions of the program. We start with a somewhat informal pseudo-code version, and then proceed to a formal presentation of the algorithm based on inference rules. Finally, we formulate and prove correctness of the algorithm.

#### 5.5.4 Pseudocode Algorithm

We show a pseudocode version of the encoding algorithm below. The algorithm performs a forward symbolic simulation on the unrolled LSL program: we process the program in forward direction and record the trace and register values by building up terms and formulae. We track the program state individually for all possible current execution states.

There are three global variables:

- The variable trace stores the current symbolic trace. We assume that our implementation provides a suitable abstract data structure to represent symbolic traces as defined in Section 5.5.1, including an append operation as specified by Def. 35 in Section 5.5.3.
- The variable guardmap is an array that stores for each execution state a formula. The formula guardmap[e] captures the conditions under which execution is in state e, expressed as a function of the loaded values.
- The variable regmap is an array of arrays; for each execution state, it stores a map from register names to terms. The term regmap[e][r] represents the register content of register r if the execution state is e, as a function of the loaded values.

The variables are initialized to their default in the section marked initially. We then call the recursive procedure encode(s) with the unrolled LSL program s. After the call returns, the variable trace contains the resulting symbolic trace.

```
var
  trace : symbolic_trace;
  guardmap : array [Exs] of boolean_formula;
  regmap : array [Exs][Reg] of value_term;
initially {
  trace := empty_trace;
  foreach e in Exs do {
    guardmap[e] := (e = ok) ? true : false;
    foreach r in Reg do {
      regmap[e][r] := \bot;
    }
  }
}
function encode(s : Stm) {
  match s with
  | (fence_i) ->
      trace := trace.append(i, \bot, \bot, guardmap[ok]);
  | (r := (f r1 ... rk)) ->
      regmap[ok][r] := f(regmap[ok][r1], ..., regmap[ok][rk]);
  | (*r' :=_i r) \rightarrow
      trace := trace.append(i, regmap[ok][r'], regmap[ok][r],
                                                     guardmap[ok]);
  | (r :=_i *r') ->
      trace := trace.append(i, regmap[ok][r'], D_i, guardmap[ok]);
      regmap[ok][r] := D_i;
  | (if (r) throw e) ->
      var fla : boolean formula;
```

```
fla := \neg (regmap[ok][r] = 0);
      guardmap[ok] := guardmap[ok] \land \neg fla;
      guardmap[e] := guardmap[ok] \land fla;
      foreach r in Reg do
        regmap[e][r] := regmap[ok][r];
  | (1 : s) ->
      encode(s);
      foreach r in Reg do
        regmap[ok][r] := (guardmap[break 1] ?
                            regmap[break 1][r] : regmap[ok][r]);
      guardmap[ok] := guardmap[ok] \lor guardmap[break 1];
      guardmap[break 1] := false;
  | (s1 ; s2) ->
      var gm : array [Exs] of boolean_formula;
      var rm : array [Exs][Reg] of value_term;
      encode(s1);
      gm := guardmap; // make a copy
      rm := regmap;
                        // make a copy
      foreach e in Exs do
        if (e \neq ok)
          guardmap[e] := false;
      encode(s2);
      foreach e in Exs do
        if (e \neq ok) {
          guardmap[e] := gm[e] \times guardmap[e];
          foreach r in Req do
            regmap[e][r] := (gm[e] ? rm[e][r] : regmap[e][r]);
        }
}
```

The encoding algorithm is deterministic and always terminates. Moreover, because the unrolled program is guaranteed to contain each instruction identifier at

most once (Definition 21 in Section 4.5.2), all calls to trace.append are valid (that is, use fresh identifiers).

#### 5.5.5 Formal Algorithm

The pseudocode algorithm in the previous section is somewhat informal, and its format is not proof-friendly. To clarify the technical details and prepare for proving correctness, we translate the pseudocode into a (logically equivalent) precise, formal notation that uses inference rules.

Given the combination of state and recursion of the algorithm, we choose a formalization that expresses how the program under translation "drives" the encoding algorithm through encoder states (similar to a word driving a finite automaton). We derive sentences of the form

$$(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s} (\gamma', \Delta', \overline{\boldsymbol{t}}')$$

with the following interpretation:

if encode(s) is called with state guardmap= $\gamma$ , regmap= $\Delta$  and trace= $\bar{t}$ , it returns with state guardmap= $\gamma'$ , regmap= $\Delta'$  and trace= $\bar{t}'$ .

First, we need to define guard maps and symbolic register maps formally.

**Definition 36** A guard map is a function  $\gamma: Exs \to \mathcal{T}^{bool}$ . We use a subscript notation to indicate function application:  $\gamma_e$  denotes  $\gamma(e)$ . We define the guardmap  $\gamma^0$  to be the function such that  $\gamma_{ok}^0 = \text{true}$  and  $\gamma_e^0 = \text{false}$  for all  $e \neq ok$ .

**Definition 37** A symbolic register map is a function  $\Delta : Exs \to (Reg \to \mathcal{T}^{value})$ . We use a subscript notation to indicate function application of the first argument:  $\Delta_e$  denotes  $\Delta(e)$  (which is a function  $Reg \to \mathcal{T}^{bool}$ ). We define the symbolic register map  $\Delta^0$  to be the function that such that  $\Delta_e^0(r) = \bot$  for all e and r.

To keep the inference rules from spilling over page boundaries, we use the following notational shortcuts. **Definition 38** Given two functions  $m, m' : \text{Reg} \to \mathcal{T}^{\text{value}}$  and a boolean formula  $\phi$  we write

$$(\phi?m:m')$$

to represent the function Reg  $\rightarrow \mathcal{T}^{\text{value}}$  that maps  $r \mapsto (\phi ? m(r) : m'(r))$ .

**Definition 39** Given a guard map  $\gamma$  and a syntactic expression expr, we let

$$\gamma \llbracket e \mapsto expr \rrbracket_{e \neq ok}$$

denote the guardmap that maps  $ok \mapsto \gamma_{ok}$  and maps  $e \mapsto expr$  for all  $e \neq ok$ . We also use the analogous notation  $\Delta[e \mapsto expr]_{e\neq ok}$  for symbolic register maps.

With these definitions in place, we can now give the inference rules.

$$\frac{\overline{t}' = \overline{t}.append(i, \perp, \perp, \gamma_{ok})}{(\gamma, \Delta, \overline{t}) \xrightarrow{\mathbf{fence}_i} (\gamma, \Delta, \overline{t}')}$$
(EFENCE)

$$\frac{\Delta' = \Delta[ok \mapsto \Delta_{ok}[r \mapsto f(\Delta_{ok}(r_1), \dots, \Delta_{ok}(r_k))]]}{(\gamma, \Delta, \overline{t}) \xrightarrow{r:=(f \ r_1 \dots \ r_k)} (\gamma, \Delta', \overline{t})}$$
(EASSIGN)

$$\frac{\overline{t}' = \overline{t}.append(i, \Delta_{ok}(r'), \Delta_{ok}(r), \gamma_{ok})}{(\gamma, \Delta, \overline{t}) \xrightarrow{*r' := ir} (\gamma, \Delta, \overline{t}')}$$
(ESTORE)

$$\frac{\overline{t}' = \overline{t}.append(i, \Delta_{ok}(r'), D_i, \gamma_{ok})}{(\gamma, \Delta, \overline{t}) \xrightarrow{r:=_i * r'} (\gamma, \Delta[ok \mapsto \Delta_{ok}[r \mapsto D_i]], \overline{t}')}$$
(ELOAD)

$$\frac{\gamma' = \gamma[ok \mapsto \gamma_{ok} \land \neg \phi][e \mapsto \gamma_{ok} \land \phi] \qquad \phi = \neg(\Delta_{ok}(r) = 0)}{(\gamma, \Delta, \overline{t}) \xrightarrow{\mathbf{if}(r) \mathbf{throw}(e)} (\gamma', \Delta[e \mapsto \Delta_{ok}], \overline{t})}$$
(ECONDTHROW)

$$\frac{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s} (\gamma', \Delta', \overline{\boldsymbol{t}}') \qquad \gamma'' = \gamma'[ok \mapsto \gamma'_{ok} \vee \gamma'_{break \, l}][break \, l \mapsto false]}{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{l:s} (\gamma'', \Delta'[ok \mapsto (\gamma'_{break \, l} ? \, \Delta'_{break \, l} : \Delta'_{ok})], \overline{\boldsymbol{t}}')} \, (\text{ELabel})$$

$$\frac{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s} (\gamma', \Delta', \overline{\boldsymbol{t}}') \qquad (\gamma'[\![e \mapsto false]\!]_{e \neq ok}, \Delta', \overline{\boldsymbol{t}}') \xrightarrow{s'} (\gamma'', \Delta'', \overline{\boldsymbol{t}}'')}{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s;s'} (\gamma''[\![e \mapsto \gamma'_e \vee \gamma''_e]\!]_{e \neq ok}, \Delta''[\![e \mapsto (\gamma'_e ? \Delta'_e : \Delta''_e)]\!]_{e \neq ok}, \overline{\boldsymbol{t}}'')} \text{(ECOMP)}$$

We verified the correspondence of the inference rules above with the pseudocode manually, by a careful inspection of each case. Because the pseudocode algorithm is deterministic and terminating, we can define the encoding function *enc* as follows:

**Definition 40** For an unrolled program s, define the symbolic encoding enc(s) to be the triple  $(\gamma, \Delta, \bar{t})$  such that  $(\gamma^0, \Delta^0, \bar{t}^0) \xrightarrow{s} (\gamma, \Delta, \bar{t})$ .

#### 5.5.6 Correctness of the Algorithm

In this section, we formalize our expectations on the encoding algorithm for programs and prove that they are satisfied. This proof is the key to to our encoding algorithm and its construction heavily influenced our formalization of concurrent executions and memory traces. We moved the core of the proof to Appendix A to avoid overburdening this chapter.

The following theorem expresses the key property of our encoding: the correspondence between the trace semantics  $E_L$  and the valuations to the variables in the symbolic trace.

**Theorem 41** Let s be an unrolled program and let  $enc(s) = (\gamma, \Delta, \overline{t})$  be its symbolic encoding.

1. If  $\nu$  is a valuation such that  $\operatorname{dom} \nu \supset \overline{t}.V$  and  $[\![\gamma_e]\!]^{\nu} = \operatorname{true}$ , then

$$(\llbracket \overline{\boldsymbol{t}} \rrbracket^{\nu}, e) \in E_L(s).$$

2. If  $(t, e) \in E_L(s)$ , then there exists a valuation  $\nu$  such that

$$\operatorname{dom} \nu = \overline{\boldsymbol{t}}.V, \qquad [\![\gamma_e]\!]^{\nu} = true, \qquad and \qquad [\![\overline{\boldsymbol{t}}]\!]^{\nu} = \boldsymbol{t}.$$

PROOF. The two claims follow directly from Lemmas 55 and 54 which are stated and proven in the appendix, in Section A.3.  $\square$ 

#### 5.5.7 The Formulae $\Pi_k$

We now describe how we obtain the formulae  $\Pi_1, \ldots, \Pi_n$  that represent the local semantics of the individual threads. Let  $P = (s_1, \ldots, s_n)$  be an unrolled concurrent program, and let Y be a memory model. Furthermore, for  $1 \le k \le n$ , let

$$enc(s_k) = (\gamma_k, \Delta_k, \overline{\boldsymbol{t}}_k)$$
 and  $\overline{\boldsymbol{t}}_k = (I_k, \prec_k, V_k, \overline{adr}_k, \overline{val}_k, \overline{guard}_k).$ 

To simplify the notation, let  $L_k = loads(I_k)$  and  $S_k = stores(I_k)$ . Then define:

$$\Pi_{k} = \bigwedge_{i \in I_{k}} G_{i} \Leftrightarrow \overline{guard}_{k}(i)$$

$$\wedge \bigwedge_{i \in (L_{k} \cup S_{k})} A_{i} = \overline{adr}_{k}(i)$$

$$\wedge \bigwedge_{i \in (L_{k} \cup S_{k})} D_{i} = \overline{val}_{k}(i)$$

$$\wedge \bigwedge_{e \in Exs} (U_{k} = e) \Leftrightarrow \gamma_{e}$$

The following two lemmas capture the properties of  $\Theta$  formally. We use them in our final correctness theorem.

**Lemma 42** If  $\nu$  is a valuation of  $\sigma_{P,Y}$  such that  $\operatorname{dom} \nu \supset V_A \cup V_D \cup V_G \cup V_U$  and  $\llbracket \Pi_k \rrbracket^{\nu} = true$ , then  $(\pi_k(\mathbf{T}(\nu)), \llbracket U_k \rrbracket^{\nu}) \in E_L(s_k)$ .

**Lemma 43** For any execution  $T \in E(P,Y)$  and for all  $k \in \{1,\ldots,n\}$ , we have  $\llbracket \Pi_k \rrbracket^{\nu(T)} = true$ .

We omit the proofs, which are straightforward (the heavy lifting being done by Theorem 41).

## 5.6 Correctness

We conclude by showing that the primary objective of this chapter is met, namely that each solution of  $\Phi$  corresponds to a concurrent execution of P on Y.

**Theorem 44** Let P be an unrolled concurrent program, let Y be an axiomatic memory model specification, and let  $V_{P,Y}$  and  $\Phi$  be the set of variables and the formula constructed as described in this chapter, respectively. Then:

- 1. For all valuations  $\nu$  such that dom  $\nu = V_{P,Y}$  and  $\llbracket \Phi \rrbracket^{\nu} = \text{true}$ , we have  $\mathbf{T}(\nu) \in E(P,Y)$ .
- 2. For all executions  $T \in E(P,Y)$ , we have  $\llbracket \Phi \rrbracket^{\nu(T)} = \text{true}$ .

The theorem is a quite direct consequence of the Lemmas we stated throughout this chapter, where the main work resided.

PROOF. First, we examine the (easier) Claim 2. This claim follows directly from the definition of  $\Phi$  and the combination of Lemma 30 (Section 5.3), Lemma 32 (Section 5.4.2), and Lemma 43 (Section 5.5.7).

Next, we examine Claim 1. By Lemma 29 (Section 5.3), we know that  $T(\nu)$  is a global trace. Furthermore, we can apply Lemma 31 (Section 5.4.2) to conclude that

$$T(\nu) \in E_G(Y). \tag{5.4}$$

Now, by Lemma 42 (Section 5.5.7) we know for each k that  $(\pi_k(\mathbf{T}(\nu)), [\![U_k]\!]^{\nu}) \in E_L(s_k)$ . Because  $[\![U_k]\!]^{\nu} = stat_{\nu}(k)$  this implies that

$$\forall k \in \{1, \dots, n\} : (\pi_k(\mathbf{T}(\nu)), stat_{\nu}(k)) \in E_L(s_k). \tag{5.5}$$

Furthermore, from the way we constructed  $T(\nu)$  it is immediately clear that

$$\forall k \neq \{1, \dots, n\} : \pi_k(\mathbf{T}(\nu)) = \mathbf{t}^0.$$
 (5.6)

Finally, the combination of the facts (5.4), (5.5) and (5.6) implies that  $T(\nu) \in E(P,Y)$  as desired (Def. 2 in section 2.1.4).  $\square$ 

# Chapter 6

# Checking Consistency

In this chapter, we introduce concurrent data types and show how we define correctness and verify it by bounded model checking. The structure of the chapter is as follows:

- In Section 6.1, we introduce concurrent data types and articulate why there is a need for automated verification.
- In Section 6.2, we describe the two most common correctness criteria, linearizability and sequential consistency. We also explain why we chose the latter for our purposes.
- In Section 6.3, we show how we bound the verification problem using bounded test programs.
- In Section 6.4, we show how we verify the correctness of an implementation for a bounded test program, using the encoding techniques from Chapter 5 and a solver.
- In Section 6.5, we show how we automate our method by mining the specification from the implementation automatically rather than asking the user to provide it.

Processor 1	Processor 2
	•••
enqueue(1)	a = dequeue()
enqueue(2)	
	b = dequeue()

void enqueue(int val) {
•••
}
int dequeue() {
1
•••
}
,

Figure 6.1: Illustration example: concurrent queue.

## 6.1 Introduction

Concurrent data types provide familiar data abstractions (such as queues, hash tables, or trees) to client programs that have concurrently executing threads. They can facilitate the development of safe and efficient multi-threaded programs in the form of concurrency libraries. Examples of such libraries include the java.util.concurrent package JSR-166 [46], the Intel Threading Building Blocks [40], or Keir Fraser's lock-free library [21].

Client programs with concurrent threads can benefit from implementations that are optimized for concurrency. Many sophisticated algorithms that use lock-free synchronization have been proposed for this purpose [29, 30, 52, 54, 55, 66, 23]. Such implementations are not race-free in the classic sense because they allow concurrent access to shared memory locations without using locks for mutual exclusion. They are thus sensitive to relaxations in the memory model, and typically need additional memory ordering fences to work correctly on relaxed memory models.

Fig. 6.1 shows an illustrative example: a client program executes concurrently on a multiprocessor (left) and makes invocations to a queue implementation (right). The implementation may guarantee that the operations never block on locks, by using lock-free synchronization (we show such a queue implementation in Section 8.2.1).

Algorithms with lock-free synchronization are notoriously hard to verify, as witnessed by many formal verification efforts [12, 25, 70, 74] and by bugs found in

published algorithms [17, 53]. Many more interleavings need to be considered than for implementations that follow a strict locking discipline. Moreover, the deliberate use of races prohibits the use of classic race-avoiding design methodologies and race-detecting tools [1, 20, 31, 43, 57, 61, 63, 73].

In the remainder of this section, we provide some additional background on concurrent data types and lock-free synchronization. The material is intended to serve as background information and motivation only, and is not required to understand the following sections; the reader may choose to proceed to Section 6.2 directly.

#### 6.1.1 Lock-based Implementations

The most common strategy for implementing concurrent data types is to use mutual exclusion locks. Typically (but not always), implementors use such locks to construct critical sections. Each process must acquire a lock before executing its critical section and must release it afterwards. Because this prevents more than one thread from being within the critical section, competing accesses to the data are serialized and appear to execute atomically.

Despite their apparent simplicity, experience has shown that there are many problems with lock-based solutions; the symptoms range from relatively harmless performance issues to more serious correctness problems such as deadlocks or missed deadlines in a real-time system.

## 6.1.2 Lock-free Synchronization

To overcome the drawbacks of locks, many *lock-free* implementations of concurrent data types have been proposed [29, 30, 52, 54, 55, 66, 23]. An implementation is called lock-free if global progress is guaranteed regardless of how threads are scheduled. Lock-free implementations are called *wait-free* if they further guarantee that each operation completes within a bounded number of steps by the calling process.

To write lock- and wait-free implementations, the hardware needs to support non-blocking synchronization primitives such as compare-and-swap (CAS), load-linked / store-conditional (LL/SC), or transactional memory [34]. Multiprocessor architectures commonly used today do not support anything stronger than a 64-bit compare-and-swap and a restricted form of LL/SC (sometimes called RLL/RSC), however, and we focus our attention on implementations designed for those.

Lock- and wait-free implementations have been the subject of much theoretical and practical research. On the more theoretical end, we find existential results [32] or universal constructions for wait-free implementations [33, 4]. In practice, such universal constructions have inferior performance characteristics when compared to simple lock-based alternatives, however. Therefore, many researchers have presented more specialized algorithms that directly implement specific data types such as queues, lists or sets, or provide universal building blocks such as multiword-CAS, multiword-LL/SC, or software transactional memory.

#### 6.1.3 Correctness Proofs

Because programming with lock-free synchronization is well recognized to be difficult, most publications of lock- or wait-free algorithms include some sort of correctness argument, ranging from a few informally described invariants to more formally structured proof sketches or full proofs. In some cases [12, 74], researchers have even undertaken the considerable effort of developing fully machine-checked proofs, using interactive theorem provers such as PVS [59] or shape analysis.

Such proofs (whether fully formal or not) are important to establish that the basic algorithms are correct, as it is only too easy to miss corner cases (as witnessed by the bug in the original pseudocode of the snark algorithm [14, 17]). Unfortunately, proofs are labor-intensive and often operate on a level of abstraction that is well above the architectural details. The actual implementations may thus contain errors

even if the high-level algorithm has been proven correct. Our experiments confirmed this as we found a bug in a formally verified implementation (see Section 8.2).

Of particular concern is the fact that almost all published algorithms (and all published correctness proofs) assume a sequentially consistent multiprocessor. Such implementations do not work correctly on a relaxed memory model unless memory ordering fences are added (see Section 3.1). Publications on lock-free algorithms usually ignore this problem, or at best, mention that it remains to be addressed.<sup>1</sup>

## 6.2 Correctness Criteria

The two most common correctness criteria for concurrent data types are sequential consistency [44] and linearizability [35]. We discuss them only briefly in this section. For a more detailed discussion we recommend the original paper [35].

### 6.2.1 Linearizability

Briefly stated, linearizability requires that each operation must appear to execute atomically at some point of time between its call and its return. More specifically, it is defined as follows:

- We assume that we have a *serial specification* of the data type, which describes the intended semantics (for example, whether it is a queue, a set, etc.) The specification describes the possible return values if given a linear sequence of operation calls and input arguments.
- We describe concurrent executions as a single sequence of events (the *global history*) where the events are the calls and returns of data type operations, along with the corresponding input arguments and return values.

<sup>&</sup>lt;sup>1</sup>The notable exceptions are Keir Fraser's lock-free library [21] and Michael's lock-free memory allocator [52] which do discuss the fence issue informally and indicate where fences may be required in the pseudocode.

• We define a global history to be linearizable if it is possible to extend the global history by inserting linearization points for each operation such that (1) the linearization point for an operation is ordered between its call and return events, and (2) the observed return values are consistent with what the serial specification allows for the operations if they are executed in the order of their linearization points.

## 6.2.2 Sequential Consistency

Sequential consistency predates linearizability and is slightly weaker. It does not require that the operations happen somewhere in between call and return, only that the relative order within each thread be respected.

Sequential consistency is defined as follows:

- Just as for linearizability, we assume that we have a *serial specification* of the data type, which describes the intended semantics.
- We describe concurrent executions as tuples of *n* operation sequences which describe the sequence of operation calls made by each of the *n* threads along with the input arguments and return values.
- We define a tuple of *n* operation sequences to be sequentially consistent if they can be interleaved to form a single sequence of calls that is consistent with the serial specification.

Note that this definition of sequential consistency of concurrent data types coincides with the definition of sequential consistency as a memory model (Section 3.2.2) if we interpret the shared memory itself as a concurrent data type that supports the operations "load" and "store".

#### 6.2.3 Our Choice

Linearizability has become the de-facto correctness standard and is used pervasively by the concurrent data type community. We believe its success is largely due to its intuitive nature and its attractive compositionality property. However, while perfectly sensible for sequentially consistent multiprocessors, we face some issues when we try to apply this definition to relaxed memory models:

- Executions as defined for general memory models (Section 2.1.4) do not provide a global history of events; the loads and stores that occur in different threads are related by the *seed* function only which matches loads to the stores that source their value. There is no obvious way of recovering a global history from this limited information.
- Under limited circumstances, reordering of memory accesses across operation boundaries should be permitted for performance reasons. For example, it may be desirable for an enqueue call to a concurrent queue to return before the enqueue becomes globally visible to all processors. For a quantitative comparison between sequential consistency and linearizability, see [5].

Because of these issues, we chose to use the sequential consistency criterion, which is well-defined on relaxed memory models, but weaker than linearizability and not compositional (as explained in the original paper [35]). Finding a suitable generalization for linearizability on relaxed memory models remains an open challenge that we may address in future work.

## 6.3 Bounded Verification

In this section, we describe how we restrict the verification problem (checking sequential consistency of concurrent data types) to bounded instances, which is crucial to allow automatic verification. It is known [3] that the sequential consistency of concurrent data types (for unbounded client programs) is an undecidable problem even if the implementations are finite-state.

To bound the verification problem, we represent the possible client programs using a suite of *bounded test programs* written by the user. For each individual test program, we then try to verify the data type implementation or produce a counterexample if it is incorrect. Of course, we may miss bugs if the test suite does not contain the tests required to expose them.

### 6.3.1 Bounded Test Programs

A bounded test program specifies a finite sequence of operation calls for each thread. It may choose to use nondeterministic argument values, which conveniently allows us to cover many scenarios with a single test. It may also specify initialization code to be performed prior to the concurrent execution of the threads. Fig. 6.2 shows an example of a bounded test program for a concurrent queue. The input values  $v_1$  and  $v_2$  are nondeterministic.

For a given test T, implementation I and memory model Y, we let  $E_{T,I,Y}$  denote the set of concurrent executions of T and I on Y (where executions are defined as in Section 2.1.6).

#### 6.3.2 Correctness Condition

For a test to succeed, all executions of the test must be sequentially consistent in the sense of the general definition of sequential consistency<sup>2</sup> (Section 6.2). Applying

<sup>&</sup>lt;sup>2</sup>Note that we are talking about sequential consistency on the level of the data type operations here, not on the level of memory accesses as in Section 3.2.2. The two are independent: a data type

thread 1:	thread 2:
$enqueue(v_1)$	$(v_3, v_4) = dequeue()$
enqueue $(v_2)$	

Meaning of the operations:

- -- enqueue(v) adds value v to the queue
- dequeue() returns values (r, v)if queue is empty, returns r = 0; otherwise, returns r = 1 and the dequeued value v

Figure 6.2: Example: A bounded test.

the general definition to the special case of bounded testcases, we can simplify it by (1) narrowly defining the parts of an execution that need to be observed to decide whether it is sequentially consistent, and (2) by finding a simple way to specify the serial behavior of the data type.

• Sequential consistency defines the observables of a concurrent execution to be the sequence of calls made by each thread, along with the argument and return values. All executions of a test T use the same sequence of calls. However, the argument and return values may vary. We define the observation vector of an execution to be the tuple consisting of all argument and return values appearing in T, and we define the set  $V_T$  to be the set of all observation vectors:

$$obs: E_{TIV} \to V_T$$

For example, for the test T in Fig. 6.2, the set  $V_T$  is the set of all valuations  $(v_1, v_2, v_3, v_3) \in Val \times Val \times Val \times Val$ .

• For a fixed test, we can decide whether an execution is sequentially consistent by looking only at the observation vector. We can thus specify the serial semantics of the data type (for example, whether it is a queue, a set, or so on) by specifying the subset  $S \subset V_T$  of the observation vectors that are consistent

implementation may be sequentially consistent on the operation level even if the memory model is not sequential consistency. In fact, we take the perspective that a correct implementation *hides* the underlying memory model from the programmer and provides the illusion of sequential consistency to the client program.

with the serial semantics. For example, for the test T in Fig. 6.2, we would specify the intended queue behavior as follows:

$$S = \{(v_1, v_2, v_3, v_4) \mid (v_3 = 1 \land v_4 = v_1) \lor (v_3 = 0)\}$$

### 6.3.3 Checking Tests

To decide whether all executions of T, I on Y are sequentially consistent, we perform the following two steps independently:

- 1. We perform a *specification mining* that can extract a finite specification S automatically from the serial executions of an implementation. We describe this procedure in Section 6.5.
- 2. We perform a *consistency check* that verifies whether all executions of T, I on Y satisfy the specification S in the sense of Def. 45 below. We describe this procedure in Section 6.4.

**Definition 45** The test T and implementation I on memory model Y satisfy the specification S if and only if  $\{obs(\mathbf{T}) \mid \mathbf{T} \in E_{T,I,Y})\} \subset S$ .

## 6.4 Consistency Check

In this section, we show how we can decide whether T, I on Y satisfy a finite specification S by encoding executions as formulae and using a solver to determine if they are satisfiable or not. We call this step the *consistency check*.

We perform the consistency check by constructing a formula  $\Lambda$  of boolean type such that  $\Lambda$  has a satisfying solution if and only if I is not sequentially consistent. Then, we call a solver to determine if  $\Lambda$  has a satisfying valuation: if not, I is sequentially consistent. Otherwise, we can construct a counterexample trace from the satisfying valuation.

To start with, we represent the bounded test program T and implementation I by an unrolled concurrent program  $P_{T,I} = (s_1, \ldots, s_n)$  where each  $s_k$  is an unrolled program (as defined in Section 4.5.1) that makes the sequence of operation calls as specified by thread k of I and uses nondeterministic input arguments. For now, we simply assume that the unrolled program is a sound pruning (Section 4.5.3); in practice, we check this separately, and gradually unroll the program until it is. Although the unrolling may not always terminate, it did so for all the implementations we studied because of their global progress guarantees.

By using the the techniques described in Chapter 5, we can then construct the following formulae:

• a formula  $\Phi_{T,I,Y}$  such that for all total valuations  $\nu$ ,

$$\llbracket \Phi_{T,I,Y} \rrbracket^{\nu} = true \quad \Leftrightarrow \quad \boldsymbol{T}(\nu) \in E_{T,I,Y}.$$

• a formula  $\Xi_{T,I,Y}$  such that for all total valuations  $\nu$ ,

$$\llbracket \Xi_{T,I,Y} \rrbracket^{\nu} = obs(\boldsymbol{T}(\nu)).$$

Then we define the formula

$$\Lambda = \Phi_{T,I,Y} \ \land \ \bigwedge_{o \in S} \Xi_{T,I,Y} \neq o.$$

Now we claim that  $\Lambda$  has the desired property:  $\Lambda$  has a satisfying valuation if and only if I is not sequentially consistent on memory model Y for a given test T with specification S:

- If  $E_{T,I,Y}$  is not contained in S, there exists an execution T such that  $obs(T) \neq o$  for all  $o \in S$ , and the valuation  $\nu(T)$  must thus satisfy  $\Lambda$ .
- If  $\nu$  is a valuation such that  $\llbracket \Lambda \rrbracket^{\nu} = true$ , then  $\mathbf{T}(\nu)$  is an execution in  $E_{T,I,Y}$  such that  $obs(\mathbf{T}(\nu)) \neq o$  for all  $o \in S$ , which implies that  $E_{T,I,Y}$  is not contained in S. The execution  $\mathbf{T}(\nu)$  serves as a counterexample.

## 6.5 Specification Mining

In this section, we show how we can further automate the verification by mining the specification automatically rather than requiring the user to specify the set S. The basic idea is that we use the serial executions of the implementation as the specification for the concurrent executions.

For a test T and I, we extract the observation set  $S_{T,I}$  as

$$S_{T,I} = \{obs(\mathbf{T}) \mid \mathbf{T} \in E_{T,I,Serial}\},\$$

where  $E_{T,I,Serial}$  is defined to be the set of serial executions of T and I, consisting of all executions  $\mathbf{T} \in E_{T,I,SeqCons}$  such that the operations are treated as atomic in  $\mathbf{T}$ ; that is, the execution never switches threads in the middle of an operation, but at operation boundaries only.

We can make use of a mined specification  $S_{T,I}$  in two somewhat different ways. The first one is slightly more automatic, while the second one can potentially find more bugs.

1. We can extract the observation set  $S_{T,I}$  directly from the implementation I that we are verifying, and then check whether I is sequentially consistent with respect to  $S_{T,I}$ .

While fully automatic (the user need not specify anything beyond the test T), this method may miss some bugs:

• We may miss bugs that manifest identically in all serial and concurrent executions. For example, if a dequeue() call always returns zero by mistake, our method would not detect it. However, such bugs are easy to find using classic sequential verification approaches; it is thus reasonable to exclude them from our observational seriality check and then check separately whether the serial executions are correct.

- This method may fail to work if the serial executions are more constrained than the specification. Although certainly imaginable (a specification for a data type may allow nondeterministic failure of operations, while such failures do not occur in the implementation if it is restricted to serial executions) the implementations we studied did not exhibit this problem.
- 2. We can extract the observation set  $S_{T,I'}$  from a reference implementation I' that is specifically written to serve as a semantic reference, and then check whether I is sequentially consistent with respect to  $S_{T,I'}$ .

In essence, this means that we are reverting back to the user providing a formal specification. However, the specification is written in the form of regular implementation code, rather than some formal specification language. Note that I' need not be concurrent and is thus simple to write correctly.

#### 6.5.1 Algorithm

In this section we give a more technical description of how we perform the specification mining by encoding executions as formulae and then calling a solver.

As in Section 6.4, we start by

• representing the bounded test program T and implementation I by an unrolled concurrent program

$$P_{T,I}=(s_1,\ldots,s_n).$$

• constructing a formula  $\Phi_{T,I,Y}$  such that for all total valuations  $\nu$ ,

$$\llbracket \Phi_{T,I,Y} \rrbracket^{\nu} = true \quad \Leftrightarrow \quad \boldsymbol{T}(\nu) \in E_{T,I,Y}.$$

• constructing a formula  $\Xi_{T,I,Y}$  such that for all total valuations  $\nu$ ,

$$\llbracket \Xi_{T,I,Y} \rrbracket^{\nu} = obs(\boldsymbol{T}(\nu)).$$

To construct the observation set  $S_{T,I}$  we then use the following iterative procedure. Basically, we keep solving for serial executions that give us fresh observations (by adding clauses to the formula to exclude observations already found). When the formula becomes unsatisfiable, we know we have found all observations.

```
function mine(T : test; I : implementation) : set of observations
  var
    obsset : set of observations;
    fla
            : boolean_formula;
{
  obsset
          := empty_set;
  fla := \Phi_{T,I,Serial};
  while (has_solution(fla)) {
    var valuation := solve(fla);
    var observation := [\Xi_{T,I,Y}]^{\text{valuation}};
    obsset := obsset ∪ { observation };
    fla := fla \land \neg ( \Xi_{T,I,Y} = observation );
  }
  return obsset;
}
```

Our practical experience suggests that even though the set of serial executions  $E_{T,I,Serial}$  can be quite large (due to nondeterministic memory layout and interleavings), the observation set  $S_{T,I}$  contains no more than a few thousand elements for the testcases we used (Section 8.3.2). Therefore, the iterative procedure described above is sufficiently fast, especially when used with a SAT solver that supports incremental solving.

# Chapter 7

# The CheckFence Implementation

In this section, we describe the tool *CheckFence*, which implements our verification method, and discuss a few of the implementation challenges. The chapter is structured as follows:

- Section 7.1 gives a general description of the tool (the "black-box" view).
- Section 7.2 describes the front end that translates C to LSL.
- Section 7.3 describes the back end that unrolls loops, encodes executions as SAT formulae, and makes calls to the SAT solver.

# 7.1 General Description

Our *CheckFence* tool works as follows (see also the example in Fig. 7.1). The user supplies (1) an implementation for a concurrent data type such as a queue or a set (written in C, possibly with memory ordering fences), (2) a symbolic test program (a finite list of the operation calls made by each thread, with nondeterministic argument values), and (3) a choice of memory model. The tool then verifies that all executions of this test on the chosen memory model meet the following correctness criteria:




Figure 7.1: An example run of the tool. The counterexample reveals an execution for which the return values of the operations are not consistent with any serial execution of the test.

- the values returned by the operations of the data type are consistent with some serial execution of the operations (that is, an execution where the threads are interleaved along operation boundaries only).
- all runtime checks are satisfied (e.g. no null pointers are dereferenced). We describe the checks below in Section 7.1.1.

If there is an incorrect execution, the tool creates a counterexample trace. Otherwise, it produces a witness (an arbitrarily selected valid execution). The execution traces are formatted in HTML and can be inspected using a browser. We show a screenshot in Fig. 7.2.

CheckFence is sound in the sense that all counterexamples point out real code problems. It is complete in the sense that it exhaustively checks all executions of the given symbolic test. Of course, bugs may be missed because the test suite (which is manually written by the user) does not cover them. However, our experience with actual examples (Chapter 8) suggests that a few simple tests are often sufficient to find memory-model related errors. A single test covers many executions




Figure 7.2: A screenshot showing a counterexample that is viewed with a standard HTML browser

because all interleavings, all instruction reorderings, and all choices for input values are considered.

## 7.1.1 Runtime Type Checks

Before performing the consistency check (which determines whether all concurrent executions are observationally equivalent to a serial execution), it makes sense to check a few simpler 'sanity' conditions. The reason is that we would like to reduce the time required by the user to understand the counterexample. A symptom such as a null pointer dereference is much easier to debug if the tool directly reports it as such.

For this reason, we distinguish the type of a value (one of undefined, pointer, or number) at runtime, and check the following conditions for all executions (we call them runtime type checks).

- All loads and stores must use pointers for accessing memory. Using an undefined value or a number fails the test.
- All equality tests must be either between two numbers, between two pointers, or between a pointer and the number 0 (which is used in C to denote an invalid pointer). Comparing an undefined value to any other value or comparing a pointer to a nonzero number fails the test.
- All basic functions are applied to arguments for which they are defined (as described in Section 4.2.8). For example, arithmetic operations require numbers, division or modulus operators require nonzero divisors, and pointer manipulation functions require pointers.

### 7.2 Front End

The translation from C to LSL is in many ways similar to a standard compilation of C into assembly language. However, because LSL sits at a somewhat higher abstraction level than assembly language, there are some differences.

### 7.2.1 General Philosophy

To limit the complexity of the translation, we take advantage of the domain-specific nature of the code we are targeting. Furthermore, we assume a cooperating programmer who is willing to perform some minor rewriting of the C code for verification purposes. However, we are careful to avoid any negative implications on the performance of the resulting libraries; we do not disallow any of the optimizations programmers of concurrent data types tend to use, such as packing several fields into a single machine word.

Where implementations require the use of special low-level C idioms, we provide library functions that let the programmer express her intentions on the correct abstraction level. For example, if there is a need to apply negative offsets (say we have a pointer to a field and wish to get a pointer to the containing structure), we provide a library function

lsl\_get\_struct\_pointer(structtype, fieldname, fieldpointer)

which is more readable and easier to translate than cryptic pointer arithmetic.

## 7.2.2 Parsing

We chose to use the OCaml language for implementing our front end, because it offers powerful pattern matching that is very convenient for transforming programs.

Our front end relies heavily on the CIL (C Intermediate Language) component [58]. Using CIL frees us from many of the cumbersome details associated with C

programs: it parses the C source and provides us with a cleaned up and simplified program representation with the following properties:

- Rather than using a generic control flow graph, the block structure of the program is preserved. For instance, loops are directly represented as such, and need not be recovered from the CFG.
- Pointer offset arithmetic is recognized as such, and represented by different operators than integer arithmetic.

We then transform the program we get from CIL into LSL. Here are some of the design choices we made:

- **Local Variables.** If a local variable is scalar (not an array or struct), and its address is not taken, we represent it as a LSL register (simulating register allocation by the compiler). Otherwise, we reserve space in main memory.
- Structs and Arrays. We reserve space for structures and arrays in the "address space". Because our addresses are simply lists of integers, our job is much easier than that of an actual C compiler: we need not know the size of the allocated structures, but can simply use consecutive numbers for all offsets, regardless of whether they are arrays or structs (see Fig. 4.2 in Section 4.4 for an illustration of this concept).
- Gotos. We do not currently support arbitrary goto statements, but only allow forward-directed gotos that do not jump into bodies of loops and conditionals (which we can easily model in LSL by exiting an enclosing block using a break statement).
- Memory Access Alignment. We currently assume that the memory is accessed at a uniform granularity. Specifically, any two memory accesses in the program must go to either disjoint or identical memory regions. This implies that structs

may not be copied as entire blocks (note that such an operation has unspecified multiprocessor semantics).

Unsupported Features. We do not currently model unions, function pointers, floating point operations, string operations, or standard library calls.

We used the implementations as a guide to decide what features to include, and will add more features as needed when studying more implementations.

#### 7.2.3 Locks

Some of the implementations we studied use locks. To implement locks, we provide functions

```
void lsl_initlock(lsl_lock_t *lock);
void lsl_lock(lsl_lock_t *lock);
void lsl_unlock(lsl_lock_t *lock);
```

The front end replaces calls to these functions with the equivalent of a spinlock implementation (Fig. 3.9 in Section 3.4.3) that we adapted from the SPARC manual [72]. It uses an atomic load-store primitive and (partial) memory ordering fences.

To deal with the spinloop in the back end (note that we can not meaningfully unroll a spin loop) we use a special LSL construct for side-effect-free spinloops. Our encoding then (1) models the last iteration of the spin loop only (all others being redundant), and (2) checks specifically for deadlocks. We did not formalize this part of the algorithm yet, but may do so in the future.

# 7.2.4 Dynamic Memory Allocation

To simulate dynamic allocation, we provide two variants of memory allocation for the user to choose from. Both follow the same syntax as the standard C calls:

```
void *lsl_malloc_noreuse(size_t size);
void lsl_free_noreuse(void *ptr);

void *lsl_malloc(size_t size);
void lsl_free(void *ptr);
```

- 1. The lsl\_malloc\_noreuse function simply returns a fresh memory location every time it is called. We can encode this mechanism easily and efficiently, but it may miss bugs in the data type implementation that are caused by reallocations of previously freed memory.
- 2. The lsl\_malloc and lsl\_free functions model dynamic memory allocation more accurately. To do so, we create an array of blocks, each with its own lock. We make the array contain as many blocks as there are calls to lsl\_malloc in the unrolled code. A call to lsl\_malloc then nondeterministically selects a free block in the array and locks it. A call to lsl\_free unlocks it again (or flags an error if it is already unlocked).

By using the lsl\_malloc and lsl\_free we can detect ABA problems<sup>1</sup> that are common for implementations based on compare-and-swap. Our simplified nonblocking queue implementation (Section 8.1) is susceptible to the ABA problem because we removed the counter from the original implementation. We confirmed experimentally that it fails when we use the lsl\_malloc and lsl\_free.

#### 7.2.5 Packed Words

Many lock-free implementations use a compare-and-swap primitive to achieve non-blocking synchronization. Such primitives are available on all major hardware platforms. However, the hardware implementations operate on limited word widths only,

<sup>&</sup>lt;sup>1</sup>The ABA problem occurs if a compare-and-swap succeeds when it should fail, because it sees a new value that coincidentally matches an old value (as could happen with a freed and reallocated pointer) and wrongly assumes that the value was never modified.

typically 32 or 64 bit. As a result, algorithm designers must often resort to packing structures into a single word or doubleword.

Since LSL does support structures (by using pointer offsets, see Fig. 4.2) it may seem at first that there is no need for adding direct support for packed words. However, we found that for the practice of lock-free programming, packed words have a fairly different flavor than structures and deserve special treatment. For one, packed words are not nested (because they are intended to be used with a fixed-width CAS). Moreover, programs cannot access individual fields of the packed word but are forced to load and/or store the entire word, which has implications on the multiprocessor semantics.

To support packed words, we have the front end recognize functions that create or modify packed words by means of a special naming convention. For example, to work with a "marked pointer" type mpointer\_t which combines a pointer and a boolean into a single word, the programmer can simply declare and use the following functions (as done by the set implementation harris listed in Section B.4):

```
mpointer_t lsl_make_mpointer(node_t *ptr, boolean_t marked)
node_t *lsl_get_mpointer_ptr(mpointer_t mpointer)
boolean_t lsl_get_mpointer_marked(mpointer_t mpointer)
mpointer_t lsl_set_mpointer_ptr(mpointer_t mpointer, node_t *ptr)
mpointer_t lsl_set_mpointer_marked(mpointer_t mpointer, boolean_t marked)
```

Internally, the front end ignores the C definitions of these functions (if any are supplied) and substitutes them with basic functions that construct and access a LSL tagged union type

#### composite mpointer (ptr, marked)

(as defined in Section 4.6.3).

### 7.3 Back End

In the back end of our *CheckFence* tool, we unroll the LSL program and encode it into one or more formulae that are then handed to the SAT solver. In the following sections, we discuss some of the technical issues associated with this step.

### 7.3.1 Lazy Loop Unrolling

For the implementations and tests we studied, all loops are statically bounded. However, this bound is not necessarily known in advance. We therefore unroll loops *lazily* as follows. For the first run, we unroll each loop exactly once. We then run our regular checking, but restrict it to executions that stay within the bounds. If an error is found, a counterexample is produced (the loop bounds are irrelevant in that case). If no error is found, we run our tool again, solving specifically for executions that exceed the loop bounds. If none is found, we know the bounds to be sufficient. If one is found, we increment the bounds for the affected loop instances and repeat the procedure.

## 7.3.2 Range Analysis

To reduce the number of boolean variables and determine the required bitwidth to represent values, we perform a range analysis before encoding the concurrent execution formula. Specifically, we use a simple lightweight flow-insensitive analysis to calculate for each assignment to an SSA register r and each memory location m, sets  $S_r$ ,  $S_m$  that conservatively approximate the values that r or m may contain during a valid execution. We can sketch the basic idea as follows. First, initialize  $S_r$  and  $S_m$  to be the empty set. Then, keep propagating values as follows until a fixpoint is reached:

• constant assignments of the form r = c propagate the value c to the set  $S_r$ .

- assignments of the form  $r = f(r_1, ..., r_k)$  propagate values from the sets  $S_{r_1}, ..., S_{r_k}$  to the set  $S_r$  (applying the function).
- stores of the form \*r' = r propagate values from the set  $S_r$  to the sets  $\{S_m \mid m \in S_{r'}\}$ .
- loads of the form r = \*r' propagate values from the sets  $\{S_m \mid m \in S_{r'}\}$  to the set  $S_r$ .

This analysis is sound for executions that do not have circular value dependencies.<sup>2</sup> To ensure termination, we need an additional mechanism. First, we count the number of assignments in the test that have unbounded range. That number is finite because we are operating on the unrolled, finite test program. During the propagation of values, we tag each value with the number of such functions it has traversed. If that number ever exceeds the total number of such functions in the test, we can discard the value.

We use the sets  $S_r$  for four purposes: (1) to determine a bitwidth that is sufficient to encode all integer values that can possibly occur in an execution, (2) to determine a maximal depth of pointers, (3) to fix individual bits of the bitvector representation (such as leading zeros), and (4) to rule out as many aliasing relationships as possible, thus reducing the size of the memory model formula.

# 7.3.3 Using a SAT Solver

Using the method described in Chapter 6, we can decide whether a test is observationally serial or not by using a solver that takes some propositional formula  $\Psi$  and either finds a valuation  $\nu$  such that  $\llbracket \Psi \rrbracket^{\nu} = true$ , or proves that no such valuation exists. We now show how we "dumb" this problem down to the level of a SAT solver (which is a well-known standard procedure). Essentially, we need to (1) convert the

<sup>&</sup>lt;sup>2</sup>We do not define formally what we mean by "circular dependency". For an informal example, see Fig. 4.7 which shows an execution with circular dependencies that may be allowed by some pathological memory model. None of the hardware models we studied would allow such a behavior.

formula to CNF (conjunctive normal form), and (2) express all values using boolean variables only.

Note that our actual implementation does not closely follow the procedure described below (much of our conversion takes place as a byproduct of the translation of the program into instruction streams). Nevertheless, the description we include below gives a fair impression of the concept.

Assume that we are given some propositional formula  $\Psi$  over a vocabulary  $\sigma$ . Then, we perform the following steps.

- We introduce an auxiliary variable  $F_{\psi}$  for each non-atomic subformula  $\psi$  of  $\Psi$ , of the same type as  $\psi$ . We let  $\sigma'$  denote this new, larger vocabulary that includes the auxiliary variables.
- For a given formula  $\psi$  with non-atomic subformulae  $\psi_1, \ldots, \psi_k$ , let  $\psi'$  be the formula that results from substituting  $F_{\psi_i}$  for  $\psi_i$  in  $\psi$ .
- Define the following formula over  $\sigma'$ :

$$\Psi' = F_{\Psi} \wedge \bigwedge_{\psi \text{ is a non-atomic subformula of } \Psi} (F_{\Psi} = \psi')$$

Now, it is easy to see that  $\Psi$  and  $\Psi'$  are equivalent in the sense that (1) any valuation  $\nu$  satisfying  $\Psi$  can be extended to a valuation  $\nu'$  that satisfies  $\Psi'$ , and (2) any valuation  $\nu'$  satisfying  $\Psi'$  restricts to a valuation  $\nu$  that satisfies  $\Psi$ .

To get  $\Psi'$  down to CNF form suitable for use with a SAT solver, we represent each boolean variable by a SAT variable, and each value variable by a vector of SAT variables (our range analysis helps us to determine a sufficient width for the vectors). We can then encode the equations  $(F_{\Psi} = \psi')$  directly using SAT clauses.

For some functions (such as the elementary logical functions) the resulting clauses are very easy; for some they are more complex and may require additional auxiliary variables. For example, to express signed integer additions, we require carry bits. Multiplication and division also require a large number of auxiliary bits.

### 7.3.4 Optimized Memory Models

Before we added support for user-specified axiomatic memory models, our tool used handwritten memory model encoding procedures for SeqCons and Relaxed. These encoding procedures are optimized for the specific properties of the memory model, and differ from the generic memory model encoding (Section 5.4) as follows:

- Rather than representing the memory order by  $|accesses(I)|^2$  variables  $\{M_{xy} \mid x,y \in accesses(I)\}$  such that  $M_{xy} = true$  if and only if both x and y are executed and  $x <_M y$ , we "internalize" the fact that the memory order is a total order and use only |accesses(I)| \* |accesses(I) 1|/2 literals  $\{M_{xy} \mid x,y \in accesses(I) \land x < y\}$  for some arbitrary total order < over the accesses.
- Many axioms contain redundant guard conditions when expanded automatically; our handwritten encoding does not have this drawback.
- We statically establish the connection between the program order (which is statically known) and the memory order. That is, if  $x \prec y$ , we statically fix the variable  $M_{xy} = 1$ ; where necessary, we also adjust all axioms that use these variables to account for the fact that the guards of x and y are no longer implicit in  $M_{xy}$ .

These optimizations lead to much smaller encodings and significantly faster solving time, as our measurements demonstrate (Section 8.3.4). Of course, it should be possible (and interesting) to apply these optimizations in a generic way, that is, to arbitrary memory model specifications. We have not investigated this yet, however, and leave it as future research.

# Chapter 8

# Experiments

In this chapter, we describe the experiments we performed with *CheckFence* and analyze the results. The primary goal of the experiments is to answer the following questions:

- How well does *CheckFence* achieve the stated goal of supporting the design and implementation of concurrent data types?
- How scalable is *CheckFence*? Is it reasonably efficient at finding bugs and/or missing fences?
- How does the choice of memory model and encoding impact the tool performance?

To answer these questions, we studied the five implementations shown in Fig. 8.1. All of them make deliberate use of data races. Although the original publications contain detailed pseudocode, they do not indicate where to place memory ordering fences. Thus, we set out to (1) verify whether the algorithm functions correctly on a sequentially consistent memory model, (2) find out what fails on the relaxed model and (3) add memory fences to the code as required.

First we wrote symbolic tests (Fig. 8.2). To keep the counterexamples small, we started with small and simple tests, say, two to four threads with one operation each. We then gradually added larger tests until we reached the limits of the tool.

Using *CheckFence*, we found a number of bugs in the implementations, both algorithmic bugs that are not related to the memory model, and failures that are caused by missing fences. The performance results confirm that our method provides an efficient way to check bounded executions of concurrent C programs with up to about 200 memory accesses.

# 8.1 Implementation Examples

Fig. 8.1 lists the implementations we used for our experiments. The implementations provide commonly used abstract data types (queues, sets, and deques). All of the implementations were taken from the cited publication, where they appear in the form of C-like pseudocode. To subject them to our experiments, we translated the pseudocode to C (making a few modifications as listed in the next paragraph). In the rightmost column, we show the (approximate) number of lines of the C programs.

With respect to the original algorithms, we simplified the code in one case: the original code for the nonblocking queue stores a counter along with each pointer to avoid the so-called ABA problem.<sup>1</sup> To put more focus on the core algorithm, we decided to remove the counter and instruct the memory allocator not to reuse memory locations.<sup>2</sup>

<sup>&</sup>lt;sup>1</sup>The ABA problem occurs if a compare-and-swap succeeds when it should fail, for instance, if a dynamically allocated pointer was freed and re-allocated, thus appearing to be the same pointer and making the CAS wrongly assume that the list was not modified.

<sup>&</sup>lt;sup>2</sup>We confirmed that without counters and with reallocation of freed memory locations (see Section 7.2.4), the code fails, exhibiting an ABA problem on test Ti2.

ms2	Two-lock queue [54]	54 loc
11152		04 IOC
	Queue is represented as a linked list, with two	
	independent locks for the head and tail.	
msn	Nonblocking queue [54]	74 loc
	Similar to ms2, but uses compare-and-swap for	
	synchronization instead of locks (Section 8.2.1).	
lazylist	Lazy list-based set [12, 30]	111 loc
	Set is represented as a sorted linked list. Per-node	
	locks are used during insertion and deletion, but the	
	list supports a lock-free membership test.	
harris	Nonblocking set [28]	140 loc
	Set is represented as a sorted linked list. Compare-	
	and-swap is used instead of locks.	
snark	Nonblocking deque [14, 17]	141 loc
	Deque is represented as linked list. Uses double-	
	compare-and-swap.	

Figure 8.1: The implementations we studied. We use the mnemonics on the left for quick reference.

```
Queue tests: (e,d for enqueue, dequeue)
                                                             Ti2
       = (e \mid d)
                                                                     = e (ed | de)
T1
       = (e | e | d | d)
                                                             Ti3
                                                                      = e (de | dde)
Tpc2 = (ee \mid dd)
                                                             T53
                                                                      = ( eeee | d | d )
                                                                     = (eee \mid e \mid d \mid d)
Tpc3 = (eee \mid ddd)
                                                             T54
Tpc4 = (eeee \mid dddd)
                                                             T55
                                                                      = (ee | e | e | d | d)
Tpc5 = (eeee \mid ddddd)
                                                             T56
                                                                      = (e | e | e | e | d | d)
Tpc6 = (eeeee \mid dddddd)
Set tests: (a, c, r for add, contains, remove)
Sac = (a | c)
                                                                     = (a \mid r)
                                                             Sar
Sacr = (a | c | r)
                                                             Saacr = a(a|c|r)
Sacr2 = aar (a | c | r)
                                                             Saaarr = aaa (r | rc)
       = (a' | a' | c' | c' | r' | r')
                                                             Sarr
                                                                     = (a | r | r)
Deque tests: (a_l, a_r, r_l, r_r \text{ for add/remove left/right})
D0
       = (a_l r_r \mid a_r r_l)
                                                             Db
                                                                     = (r_r r_l \mid a_r \mid a_l)
       = a_l \ a_l \ (r_r \ r_r \mid r_l \ r_l)
Da
      = (a'_l \ a'_l \ a'_l \ | \ r'_r \ r'_r \ r'_r \ | \ r'_l \ | \ a'_r)
Dm
       = (a'_l \mid a'_l \mid a'_r \mid a'_r \mid r'_l \mid r'_l \mid r'_r \mid r'_r)
Dq
```

Figure 8.2: The tests we used. We show the invocation sequence for each thread in parentheses, separating the threads by a vertical line. Some tests include an initialization sequence which appears before the parentheses. If operations need an input argument, it is chosen nondeterministically out of  $\{0,1\}$ . Primed versions of the operations are restricted forms that assume no retries (that is, retry loops are restricted to a single iteration).

Data Type	Description	Bugs found	Fences inserted			l
			LL	SS	$\operatorname{CL}$	DL
ms2	Two-lock queue	0	0	1	0	1
msn	Nonblocking queue	0	4	2	2	1
lazylist	Lazy list-based set	1 (new)	0	1	0	3
harris	Nonblocking list-based set	0	0	1	3	2
snark(buggy)	Buggy "snark" algorithm	2 (prev. known)				
snark(fixed)	Fixed "snark" algorithm	0	2	4	6	4

Figure 8.3: The issues we found using our *CheckFence* tool.

# 8.2 Bugs Found

Fig. 8.3 summarizes the issues we found with the code. We discuss these results in the remainder of this section.

We found several bugs that are not related to relaxations in the memory model. The snark algorithm has two known bugs [17, 45]. We found the first one quickly on test D0. Finding the other one requires a fairly deep execution. We found it with the test Dq, which took about an hour.

We also found a not-previously-known bug in the lazy list-based set: the pseudocode fails to properly initialize the 'marked' field when a new node is added to the list. This simple bug went undetected by a formal correctness proof [12] because the PVS source code did not match the pseudocode in the paper precisely [49]. This confirms the importance of using actual code (rather than pseudocode and manual modeling) for formal verification.

## 8.2.1 Missing Fences

As expected, our tests revealed that all five implementations require memory fences to function correctly on relaxed memory models (the original algorithms are designed for sequentially consistent architectures and do therefore not need any fences). To our knowledge, there is no established, sound methodology of determining where fences

are required in such implementations. The following passage from Keir Fraser's dissertation *Practical Lock-Freedom* [22] describes the state of the art:

Unfortunately, there is no automatic method for determining the optimal placement of memory barriers. [...] In the absence of an automated method, the accepted technique is to determine manually, and in an ad hoc fashion, where barriers need to be placed. I base these decisions on analysis of the pseudocode [...]. This is backed up with extensive testing on real hardware [...].

#### Nonblocking Queue with Memory Fences

To give a concrete example, we show the source code for the non-blocking queue with appropriate fences below. The algorithm uses a list-based representation of the queue, with individual pointers to the head and tail. It enqueues elements at the tail and dequeues them at the head. The actual modification of the list is carried out by a compare-and-swap operation that operates on pointers.

Without fences, the algorithm does not work correctly on a relaxed memory model, for a number of reasons that we discuss in Section 8.2.2.

To our knowledge, this is the first published version of Michael and Scott's non-blocking queue that includes memory ordering fences (besides the one appearing in our paper [9]). We verified that on *Relaxed* these fences are sufficient and necessary for the tests in Fig. 8.2. Of course, our method may miss some fences if the tests do not cover the scenarios for which they are needed. An interesting observation is that the implementations we studied required only load-load and store-store fences. On some architectures (such as Sun TSO or IBM zSeries), these fences are automatic and the algorithm therefore works without inserting any fences on these architectures.

```
1 typedef struct node {
2  struct node *next;
3  value_t value;
```

```
4 } node_t;
5 typedef struct queue {
    node_t *head;
    node_t *tail;
7
8 } queue_t;
9
10 extern void assert(bool expr);
11 extern void fence(char *type);
12 extern int cas(void *loc,
                  unsigned old, unsigned new);
13
14 extern node_t *new_node();
15 extern void delete_node(node_t *node);
16
17 void init_queue(queue_t *queue)
18 {
19
     node_t *node = new_node();
20
     node->next = 0;
21
     queue->head = queue->tail = node;
22 }
23 void enqueue(queue_t *queue, value_t value)
24 {
25
     node_t *node, *tail, *next;
     node = new_node();
26
27
     node->value = value;
28
     node->next = 0;
     fence("store-store");
29
     while (true) {
30
       tail = queue->tail;
31
32
       fence("load-load");
33
       next = tail->next;
```

```
fence("load-load");
34
        if (tail == queue->tail)
35
          if (next == 0) {
36
            if (cas(&tail->next,
37
38
                    (unsigned) next, (unsigned) node))
39
              break;
40
          } else
41
            cas(&queue->tail,
42
                (unsigned) tail, (unsigned) next);
43
     fence("store-store");
44
45
     cas(&queue->tail,
          (unsigned) tail, (unsigned) node);
46
47
48 bool dequeue(queue_t *queue, value_t *pvalue)
49 {
50
     node_t *head, *tail, *next;
51
     while (true) {
52
       head = queue->head;
53
       fence("load-load");
       tail = queue->tail;
54
55
       fence("load-load");
       next = head->next;
56
       fence("load-load");
57
58
       if (head == queue->head) {
59
          if (head == tail) {
            if (next == 0)
60
              return false;
61
62
           cas(&queue->tail,
                (unsigned) tail, (unsigned) next);
63
```

```
64
           } else {
65
             *pvalue = next->value;
             if (cas(&queue->head,
66
                      (unsigned) head, (unsigned) next))
67
68
               break;
           }
69
         }
70
      }
71
      delete_node(head);
72
73
      return true;
74
   }
```

### 8.2.2 Description of Typical Failures

We now describe the different types of failures that we found to occur commonly on relaxed memory models.

Incomplete initialization. A common failure occurs with code sequences that (1) allocate a new node, (2) set its fields to some value and (3) link it into the list. On relaxed memory models, the stores to the fields (in step 2) may be delayed past the pointer store (in step 3). If so, operations by other threads can read the node fields before they contain the correct values, with fatal results. All five implementations showed this behavior. The fix is the same in all cases: adding a store-store fence between steps (2) and (3). In our example, the store-store barrier on line 29 was added for this reason.

Reordering of value-dependent instructions. Some weak architectures (such as Alpha [13]) allow loads to be reordered even if they are value dependent. For example, the common code sequence (1) read a pointer p to some structure and (2) read a field p->f is (somewhat surprisingly) susceptible to out-of-order execution:

the processor may perform the load of p->f before the load of p by speculating on the value of p and then confirming it afterward [51]. We found this behavior to cause problems in all five implementations. To avoid it, we add a load-load fence between the two instructions. In our example, the load-load fence on line 32 was inserted for this reason.

Reordering of CAS operations. We model the compare-and-swap operation without any implied fences (Fig. 3.8). As a result, two CAS instructions to different addresses may be reordered. We observed this behavior only for the nonblocking queue, where it causes problems in the dequeue operation if the tail is advanced (line 45) before the node is linked into the list (line 37). To fix this problem, we added a store-store fence on line 44.

Reordering of load sequences. The nonblocking queue uses simple load sequences to achieve some synchronization effects. For example, queue->tail is loaded a first time on line 31; next, tail->next is loaded (line 33); then, queue->tail is loaded a second time (line 35) and the value is compared to the previously loaded value. If the values are the same, the implementation infers that the values that were loaded for queue->tail and tail->next are consistent (that is, can be considered to have been loaded atomically). A similar load sequence is used in the enqueue operation (lines 52 and 58). For this mechanism to work, we found that the loads in the sequence must not be reordered, and we added a number of load-load fences to achieve this effect (lines 32, 34, 53, 55, 57). The other implementations did not exhibit this behavior.

# 8.3 Quantitative Results

Our experiments confirm that the *CheckFence* method is very efficient at verifying or falsifying small tests. As small tests appear to be sufficient to find memory-model-related bugs (all of the tests that we required to expose missing fences contained fewer than 200 memory accesses and took less than 10 minutes to verify), *CheckFence* achieves its main goal.

Furthermore, *CheckFence* proved to be useful to find algorithmic bugs that are not related to the memory model. In general, however, However, some of those bugs require deeper executions which challenge the scalability of the tool. For example, the test Dq (see Fig. 8.2) required about 1 hour of time to expose the second snark bug. In general, we found that the tool does not scale for tests that contain more than a few hundred memory accesses.

We first describe the performance numbers of the consistency check in more detail (Section 8.3.1). Then we show data on the observation mining (Section 8.3.2). Next, we discuss the results on how the range analysis and the memory model encoding algorithm affect the tool performance (Sections 8.3.3 and 8.3.4).

## 8.3.1 Consistency Check Statistics

To illustrate the performance of the consistency checks, we show statistics in Fig. 8.4. We plot the resource requirements in Fig. 8.5. The dots correspond to individual tests, and we use separate marks to show which implementation is being tested. The placement of the dots shows the correlation between the number of memory accesses in the test (X axis, linear scale) and the resource requirement (Y axis, logarithmic scale).

As described in Section 2.1.6, *CheckFence* encodes the consistency check as a CNF formula which is then refuted by the zChaff SAT solver [56] (version 2004/11/15).

	Name					ing CNF formula		Zchaff		Total
	1 (611110	ınstrs	loads	stores	time [s]	vars	clauses	[MB]	time [s]	time [s]
1 1	Т0	142	13	20	0.1	433	5,077	<1	< 0.1	0.1
	T1	256	25	33	0.6	1,266	40,454	4	0.2	0.8
	T53	346	33	47	2.0	2,445	125,831	12	1.9	3.9
	T54	346	33	47	1.8	2,378	125,745	12	5.1	6.9
	T55	346	33	47	1.6	2,331	125,788	12	7.2	8.7
	T56	346	33	47	1.6	2,304	123,660	12	3.3	4.9
	Ti2	301	29	40	0.8	1,409	42,418	4	0.2	1.0
-	Ti3	370	37	46	1.7	2,116	90,066	12	0.7	2.4
	Tpc2	256	25	33	0.7	1,294	41,553	4	0.1	0.8
	Tpc3	370	37	46	2.4	2,591	142,742	15	1.6	4.0
	Tpc4	484	49	59	7.4	4,324	342,446	47	12.0	19.4
	Tpc5	598	61	72	16.4	6,493	677,390	94	91.6	108.0
	Трс6	712	73	85	35.0	9,098	1,178,842	186	367.0	402.0
	T0	214	22	14	0.2	1,004	12,151	1	<0.1	0.2
	T1	1000	115	55	22.0	14,848	1,597,115	189	314.0	336.0
	T53	966	107	57	22.0	14,536	1,426,104	188	105.0	127.0
I I-	Ti2	843	93	48	8.5	10,407	709,416	94	7.2	15.7
02	Ti3	1086	122	60	25.6	16,344	1,633,713	190	35.4	61.0
	Tpc2	454	48	27	1.4	3,496	126,013	12	0.7	2.0
	Tpc3	694	74 100	40	5.4	7,638	468,274	48	6.5	11.9
	Tpc4 Tpc5	934 1174	126	53 66	16.4 42.0	12,979 19,679	1,165,993 2,347,472	186 372	74.0 455.0	90.4 497.0
	Tpc6	1414	152	79	130.0	27,747	4,133,783	610	1930.0	2060.0
	Sac	254	29	23	0.5	1,396	24,658	2	<0.1	0.5
	Sac	435	56	39	4.0	4,521	210,799	24	0.8	4.8
	Sacr	505	65	39	5.2	5,435	280,223	47	0.8	5.9
1 1.	Saci	543	69	48	8.7	7,120	424,579	80	2.1	10.8
lis /	Saacr	747	97	58	11.7	9,233	504,304	81	3.5	15.2
N 1	Sacr2	1071	141	81	16.3	14,364	555,692	93	11.6	27.9
	Sarr	842	114	67	103.0	15,941	1,731,774	318	47.3	150.3
	S1	821	107	56	18.2	13,610	1,201,727	186	66.4	84.6
	Saaarr	1183	158	93	93.6	23,474	1,945,051	321	86.4	180.0
	Sac	406	34	14	0.4	1,882	25,456	2	<0.1	0.5
is S	Sar	575	51	18	1.4	3,670	85,824	12	0.1	1.6
	Saa	896	77	28	5.2	8,629	333,128	48	1.0	6.3
وا ٦ ا	Sacr	1349	125	32	28.0	16,411	1,157,264	187	6.9	34.9
	Da	760	77	51	4.1	5,229	230,292	24	0.8	4.9
l la	D0	810	89	65	19.9	9,254	1,075,792	121	9.3	29.2
	Db	980	107	75	47.4	12,278	1,815,494	191	49.6	97.0
l as j	Dm	748	77	57	8.1	8,086	698,752	62	28.7	36.8
	Dq	748	77	57	7.0	8,015	710,252	62	123.0	130.0

Figure 8.4: Statistics about the consistency checks. For a given implementation (listed in Fig. 8.1) and test (listed in Fig. 8.2), we show (from left to right): the size of the unrolled code, the time required to create the SAT instance, the size of the SAT instance, the resources required by the SAT solver to refute the SAT instance, and the overall time required. All measurements were taken on a 3 GHz Pentium 4 desktop PC with 1GB of RAM, using zchaff [56] version 2004/11/15.




Figure 8.5: Time/Memory required by SAT solver (on Y axis, logarithmic scale) increases sharply with the number of memory accesses in the unrolled code (on X axis, linear scale). The data points represent the individual tests, grouped by implementation.




Figure 8.6: Time required to enumerate the observation set (Y axis), and the number of elements in the observation set (X axis). The data points represent the individual tests (Fig. 8.2), grouped by implementation.

To keep the trends visible, we do not include the time required for the lazy loop unrolling because it varies greatly between individual tests and implementations.

# 8.3.2 Specification Mining Statistics

We show information about the specification mining in Fig. 8.6. Most observation sets were quite small (less than 200 elements). The time spent for the specification mining averaged about a third of the total runtime (Fig. 8.7a). However, in practice, much less time is spent for observation set enumeration because (1) observation sets need not be recomputed after each change to the implementation, and (2) we can often compute observation sets much more efficiently by using a small, fast reference implementation (as shown by the data points for "refset").




Figure 8.7: (a) average breakdown of total runtime. (b) impact of range analysis on runtime. The data points represent the individual tests.

### 8.3.3 Impact of Range Analysis

As described in Section 7.3.2, we perform a range analysis prior to the encoding to obtain data bounds, alias analysis, and range information. This information is used to improve the encoding by reducing the number of boolean variables. Fig. 8.7b shows the effect of the range analysis on runtime. On average, the performance improvement was about 42%. On larger tests (where we are most concerned), the positive impact is more pronounced (the tool finished up to  $3 \times$  faster).

Although the performance improvement certainly justifies the use of a range analysis, it is less pronounced than we expected. A possible reason is that the SAT solver algorithm already produces effects that approximate a range analysis.

## 8.3.4 Memory Model Encoding

We compared the performance of different memory model encodings. Fig. 8.8 shows the SAT solving time and memory requirements as a function of the chosen tests




Figure 8.8: SAT solving time and memory requirements for various memory model encodings. The Y axis shows normalized time/space requirements; the X axis shows the tests, in order of increasing runtime.

and memory model encoding. To make it easier to spot trends, all tests are for the same implementation (the nonblocking queue). The Y axis shows the normalized SAT runtime (top) and memory footprint (bottom) for each test. The X axis shows the test used, in order of increasing runtime.

The first three of the five encodings shown are the models SeqCons, Relaxed and RMO, which we showed in Section 3.5, encoded automatically by the procedure described in Section 5.4. The last two encodings are optimized CNF encodings as we described in Section 7.3.4.

We make two observations:

- The three models SeqCons, Relaxed and RMO show significantly different performance. However, it appears that the relative speed is less a function of the weakness of the model (Relaxed is the weakest model, yet performs better than RMO) than a result of the complexity of the specification.
- The optimized encoding performs significantly better. Much of this improvement is probably due to the smaller number of memory order variables which leads to speedier SAT solving. Future work may address how to generalize these optimizations to arbitrary memory model specifications.

# Chapter 9

# Conclusions

Verifying concurrent data type implementations that make deliberate use of data races and memory ordering fences is challenging because of the many interleavings and counterintuitive instruction reorderings that need to be considered. Conventional automated verification tools for multithreaded programs are not sufficient because they make assumptions on the programming style (race-free programs) or the memory model (sequential consistency).

Our CheckFence verification method and tool address this challenge and provide a valuable aid to algorithm designers and implementors.

Our experiments confirm that the *CheckFence* method is very efficient at finding memory-model related bugs. All of the testcases we required to expose missing fences contained fewer than 200 memory accesses and took less than 10 minutes to verify. Furthermore, *CheckFence* proved to be useful to find algorithmic bugs that are not related to the memory model.

### 9.1 Contributions

Our main contributions are as follows:

- Our *CheckFence* implementation is the first model checker for C code that supports relaxed memory models.
- The *CheckFence* method does not require formal specifications or annotations, but mines a specification directly from the C code (either from the implementation under test, or from a reference implementation).
- CheckFence supports a reasonable subset of C, as required for typical implementations. This subset includes conditionals, loops, pointers, arrays, structures, function calls, locks, and dynamic memory allocation.

In addition to achieving our overall goal of applying automated model checking to the verification of concurrent data types, we solved a number of problems during our implementation of *CheckFence* whose solutions may be of interest in their own right:

- To work around the lack of precision and completeness of typical hardware memory model specifications, we developed a specification method for memory models and used it to formalize a number of memory models.
- To separate issues related to the C language semantics from the fundamental problem of encoding concurrent executions, we developed an intermediate language with formal syntax and semantics.
- To model executions of concurrent programs on axiomatically specified memory models, we developed a general encoding algorithm that expresses the executions as solutions to a formula, and provided a correctness proof.

### 9.2 Future Work

As we developed our *CheckFence* method and tool, we naturally discovered many new leads for future research. We distinguish two categories: Promising directions for research in the general area of concurrent data types and relaxed memory models, and research that may directly improve the *CheckFence* tool.

#### 9.2.1 General Research Directions

- It seems that axiomatic encodings provide a novel, state-free way of modeling concurrent systems which may be of use for general asynchronous verification problems (such as protocol verification). We would like to compare such solutions to state-of-the art explicit or symbolic model checking.
- General reasoning techniques for relaxed memory models (such as a suitable generalization of linearizability) could allow us to go beyond testcases and prove sufficiency of fences for some programs.
- We would like to develop an algorithm that can insert fences automatically.

# 9.2.2 Improving CheckFence

- Recent progress in the area of theorem proving, SMT solving and SAT solving
  may be leveraged to improve the scalability of *CheckFence*. In particular, the
  use of SMT or SAT solvers with special support for relational variables may
  reduce the time and/or memory requirements.
- Our experimental results (Section 8.3.4) indicate that the hand-optimized encodings we use for sequential consistency and *Relaxed* can greatly improve the solving time. We would like to generalize these optimizations to arbitrary memory model specifications.

• We would like to explore how our specification format could be extended to cover applications beyond hardware-level models, such as the Java Language Memory Model [50].

Last but not least, we are curious to see how our *CheckFence* tool (which is freely available for download and includes the full source code) will be received and utilized by the community.

# Appendix A

# Correctness of Encoding

In this chapter, we prove that the encoding algorithm for unrolled LSL programs (Chapter 5) correctly captures the trace semantics of the program (Chapter 4): for each execution, there must be a solution to the formula, and vice versa. We prove each direction separately (Lemmas 52 and 53). The proofs are based on structural induction, using the inference rules for evaluation and for encoding.

The chapter is structured as follows:

- Because the technical details can get complicated if we try to fit them all into a single proof, we establish some basic invariants of the encoding algorithm and state some invariance lemmas in Section A.1.
- In Section A.2 we describe how a state of the encoder corresponds to an execution, by defining a correspondence relation (similar to a simulation relation).
- In Section A.3 we state the core lemmas.
- In Section A.4 we prove the core lemmas.

## A.1 Basic Invariants

Our encoding algorithm is designed to maintain a number of invariants. We capture them in this section, in the form of the following technical lemma.

**Definition 46** We call a triple  $(\gamma, \Delta, \overline{t})$  a valid encoder state if it satisfies all of the following conditions

- 1. for all e we have  $FV(\gamma_e) \subset \overline{t}.V$
- 2. for all e and r,  $FV(\Delta_e(r)) \subset \overline{\boldsymbol{t}}.V$
- 3. for all valuations  $\nu$  satisfying dom  $\nu \supset \bar{t}.V$ , there is at most one e such that  $[\![\gamma_e]\!]^{\nu} = true$

**Definition 47** A valid encoder state  $(\gamma, \Delta, \bar{t})$  is called void for a valuation  $\nu$  if

- 1. dom  $\nu \supset \bar{t}.V$  and
- 2.  $[\![\gamma_e]\!]^{\nu} = \text{false for all } e$

Lemma 48 If we have a derivation

$$(\gamma, \Delta, \overline{t}) \xrightarrow{s} (\gamma', \Delta', \overline{t}'),$$

and  $(\gamma, \Delta, \overline{t})$  is a valid encoder state, then all of the following hold

- (i)  $(\gamma', \Delta', \overline{t}')$  is a valid encoder state
- (ii)  $\bar{\boldsymbol{t}}.V \subset \bar{\boldsymbol{t}}'.V$
- (iii) for all e we have  $FV(\gamma'_e) \subset \overline{t}'.V$
- (iv) for all e and r we have  $FV(\Delta'_e(r)) \subset \overline{t}'.V$
- (v) if  $\nu$  is a valuation with dom  $\nu \supset \overline{\mathbf{t}}'.V$  and  $(\gamma, \Delta, \overline{\mathbf{t}})$  is void for  $\nu$ , then  $(\gamma', \Delta', \overline{\mathbf{t}}')$  is void for  $\nu$ .
- (vi) if  $\nu$  is a valuation and dom  $\nu \supset \overline{\boldsymbol{t}}'.V$ , then  $[\![\gamma_e]\!]^{\nu} = \text{true for at most one } e$

(vii) if  $\nu$  is a valuation with dom  $\nu \supset \overline{t}'.V$  and  $(\gamma, \Delta, \overline{t})$  is void for  $\nu$ , then  $[\![\overline{t}']\!]^{\nu} = [\![\overline{t}]\!]^{\nu}$ 

PROOF. By structural induction. The proof is thus a collection of induction cases, one for each inference rule. The cases (ECONDTHROW), (EASSIGN), (ESTORE), (ELOAD) and (EFENCE) are axioms of the inference rule system, and need not use the induction hypothesis. (ELABEL) uses the induction hypothesis once, and can do so directly. For (ECOMP), we need to apply induction twice; the first time works directly, but the second application requires a little more consideration. What makes it work is that the first induction tells us that  $(\gamma', \Delta', \overline{t}')$  is a valid encoding state, which in turn implies (by Def. 46) that  $(\gamma'[e \mapsto false]_{e \neq ok}, \Delta', \overline{t}')$  is a valid encoding state also and lets us apply the induction to the premise on the right.

For each inference rule, we need to prove each individual claim (i), (ii), (iii), (iv), (v), (vi), (vii). For easier readability, we organize these proof components by the individual claims, rather than by the inference rules.

Claim (i). Follows from (iii), (iv), and (vi) which are proven below.

Claim (ii). (ECONDTHROW), (EASSIGN), (ESTORE) and (EFENCE) do not modify  $\bar{t}.V$ . (ELOAD) actually modifies  $\bar{t}.V$ , adding a fresh variable. In (ELABEL) we need to apply the induction hypothesis, which directly tells us that  $\bar{t}.V \subset \bar{t}'.V$ . For (ECOMP), we need to apply induction twice; this works because the first induction tells us that  $(\gamma', \Delta', \bar{t}')$  is a valid encoding state, which in turn implies (by Def. 46) that  $(\gamma'[e \mapsto false]_{e \neq ok}, \Delta', \bar{t}')$  is a valid encoding state also and lets us apply the induction to the premise on the right.

Claim (iii). (EASSIGN),(ESTORE), (ELOAD) and (EFENCE) do not modify  $\gamma$  and may only increase  $\bar{t}.V$  (as we know by (ii)), so the claim follows immediately. (ECONDTHROW) modifies  $\gamma$ , but the new formulae are built from subformulae whose free variables are contained in  $\bar{t}.V$ , so the claim follows with (ii). For (ELABEL) we first apply induction to the premise on the left, then use the same argument.

For (ECOMP) we apply induction twice (as discussed before under the proof of (ii)). Then we can use the same argument.

Claim (iv). (ESTORE) and (EFENCE) do not modify  $\gamma$  or  $\bar{t}.V$  so the claim follows immediately. (EASSIGN) constructs formulae from subformulae whose variables are contained in  $\bar{t}.V$ . (ELOAD) constructs formulae from subformulae whose variables are contained in  $\bar{t}.V$ , as well as a new variable that it specifically adds. The other cases are similar to the proof of (iii) (use induction once or twice, apply the same argument).

Claim (v). (EASSIGN),(ESTORE), (ELOAD) and (EFENCE) do not modify  $\gamma$  so the claim follows easily. In (ECONDTHROW), the property follows because  $[\![\gamma_{ok}]\!]^{\nu} = false$ . The same argument holds for (ELABEL) after applying induction, which guarantees  $[\![\gamma'_{ok}]\!]^{\nu} = false$ . In (ECOMP), we use induction twice (as usual), checking that the encoder state remains void. We then know that for all e, both  $[\![\gamma'_e]\!]^{\nu} = false$  and  $[\![\gamma'_e]\!]^{\nu} = false$  from which we get the desired property.

Claim (vi). (EASSIGN),(ESTORE), (ELOAD) and (EFENCE) do not modify  $\gamma$  so the claim follows easily. In (ECONDTHROW), the fields ok and e are modified, but in a way that guarantees the desired property. The same argument holds for (ELABEL). In (ECOMP), the situation is not as obvious. To see why the property is guaranteed, we make a case distinction based on the value of  $[\![\gamma'_{ok}]\!]^{\nu}$ . If it is true,  $[\![\gamma'_{e}]\!]^{\nu} = false$  for all  $e \neq ok$  and we can deduce  $[\![\gamma''_{ok}]\!]^{\nu} = [\![\gamma''_{ok}]\!]^{\nu}$  for all e, and the property follows because we know  $\gamma''$  has the desired property. If it is false, then we can apply induction claim (v): we know  $(\gamma'[\![e \mapsto false]\!]_{e\neq ok}, \Delta', \overline{t}')$  is void for  $\nu$ , implying  $[\![\Delta''_{e}]\!]^{\nu} = false$  for all e. From that, the desired property follows quite directly.

Claim (vii). (EASSIGN) and (ECONDTHROW) do not modify the trace, so the claim is immediate. For (ESTORE), (ELOAD) and (EFENCE), we observe that all instructions added to the trace are guarded by  $\gamma_{ok}$ , so the claim follows with Lemma 49. For (ELABEL), we use simple induction. For (ECOMP), we use induction claims (vii)

and (v) on the left, and (vii)on the right.

We use the following lemma during the induction proof. It expresses how the append operation and the  $\llbracket.\rrbracket^{\nu}$  commute.

**Lemma 49** Let  $\overline{\boldsymbol{t}} = (I, \prec, V, \overline{adr}, \overline{val}, \overline{guard})$  be a symbolic trace, let  $i \in (\mathcal{I} \setminus I)$ , let  $a, v \in \mathcal{T}^{\text{value}}$  and let  $g \in \mathcal{T}^{\text{bool}}$ . Then, for any valuation  $\nu$  such that  $\operatorname{dom} \nu \supset V$ , the following is true:

$$[\![\overline{\boldsymbol{t}}.append(i,a,v,g)]\!]^{\nu} = \begin{cases} [\![\overline{\boldsymbol{t}}]\!]^{\nu}.append(i,[\![a]\!]^{\nu},[\![v]\!]^{\nu}) & \text{if } [\![g]\!]^{\nu} = \text{true} \\ [\![\overline{\boldsymbol{t}}]\!]^{\nu} & \text{if } [\![g]\!]^{\nu} = \text{false} \end{cases}$$

PROOF. Directly from the definitions.  $\square$ 

# A.2 Correspondence

We now describe how a state of the encoder corresponds to a trace, by defining a correspondence relation (similar to a simulation relation).

**Definition 50** For an encoder state  $(\gamma, \Delta, \bar{t})$ , a trace t, a register map  $\Gamma$ , an execution state e, and a valuation  $\nu$ , we write

$$(\gamma, \Delta, \overline{\boldsymbol{t}}) \rhd_{\nu} (\Gamma, \boldsymbol{t}, e)$$

to express the conjunction of the following properties:

- (a)  $(\gamma, \Delta, \bar{t})$  is a valid encoder state
- (b) dom  $\nu \supset \bar{\boldsymbol{t}}.V$
- $(c) \ [\![ \overline{\boldsymbol{t}} ]\!]^{\nu} = \boldsymbol{t}$
- (d)  $[\![\gamma_e]\!]^{\nu} = true$
- (e) for all  $r \in Reg$ , we have  $[\![ \Delta_e(r) ]\!]^{\nu} = \Gamma(r)$

The initial encoder state corresponds to the empty trace.

**Lemma 51** For all valuations  $\nu$ ,  $(\gamma^0, \Delta^0, \overline{\boldsymbol{t}}^0) \rhd_{\nu} (\Gamma^0, \boldsymbol{t}^0, ok)$ 

PROOF. Directly from the definitions.  $\square$ 

## A.3 Core Lemmas

We now state the core lemmas.

Lemma 52 If the following condition holds

$$(\gamma, \Delta, \overline{t}) \rhd_{\nu} (\Gamma, t, ok)$$
 (A.1)

and for some statement s, we have derivations for

$$(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s} (\gamma', \Delta', \overline{\boldsymbol{t}}')$$
 and  $\Gamma, \boldsymbol{t}, s \Downarrow \Gamma', \boldsymbol{t}', e$  (A.2)

then there exists a  $\nu'$  that extends  $\nu$  and satisfies  $(\gamma', \Delta', \overline{\boldsymbol{t}}') \rhd_{\nu'} (\Gamma', \boldsymbol{t}', e)$ .

PROOF. See Section A.4.2.  $\square$ 

**Lemma 53** If the following condition holds

$$(\gamma, \Delta, \bar{\boldsymbol{t}}) \rhd_{\nu} (\Gamma, \boldsymbol{t}, ok)$$
 (A.3)

and for some statement s we have

$$(\gamma, \Delta, \overline{t}) \xrightarrow{s} (\gamma', \Delta', \overline{t}')$$
 (A.4)

$$\operatorname{dom} \nu \supset \overline{\boldsymbol{t}}'.V \tag{A.5}$$

then there exists a register map  $\Gamma'$ , a trace t' and an execution state e such that

$$\Gamma, t, s \Downarrow \Gamma', t', e$$
 (A.6)

$$(\gamma', \Delta', \overline{t}') \rhd_{\nu} (\Gamma', t', e)$$
 (A.7)

Proof. See Section A.4.1.  $\square$ 

**Lemma 54** If s is an unrolled program, and

$$(\gamma^0, \Delta^0, \overline{\boldsymbol{t}}^0) \xrightarrow{s} (\gamma, \Delta, \overline{\boldsymbol{t}}), \quad and \quad \Gamma^0, \boldsymbol{t}^0, s \Downarrow \Gamma, \boldsymbol{t}, e,$$

then there exists a valuation  $\nu$  such that

$$\operatorname{dom} \nu = \overline{\boldsymbol{t}}.V, \qquad and \qquad \llbracket \gamma_e \rrbracket^{\nu} = true, \qquad and \qquad \llbracket \overline{\boldsymbol{t}} \rrbracket^{\nu} = \boldsymbol{t}$$

PROOF. The combination of Lemma 51 and Lemma 52 tells us that there exists a valuation  $\nu$  such that

$$(\gamma, \Delta, \bar{\boldsymbol{t}}) \rhd_{\nu} (\Gamma, \boldsymbol{t}, e)$$
 (A.8)

This directly implies (by Def. 50) that  $\llbracket \gamma_e \rrbracket^{\nu} = true$  and  $\llbracket \overline{t} \rrbracket^{\nu} = t$  as required. It also implies that dom  $\nu \supset \overline{t}.V$ . Because we know that  $\gamma$ ,  $\Delta$  and  $\overline{t}$  contain only variables in  $\overline{t}.V$  (by Lemma 48), we can restrict  $\nu$  if needed such that dom  $\nu = \overline{t}.V$ , without affecting the validity of the other two claims.  $\square$ 

Lemma 55 If s is an unrolled program and

$$(\gamma^0, \Delta^0, \overline{\boldsymbol{t}}^0) \stackrel{s}{\to} (\gamma, \Delta, \overline{\boldsymbol{t}})$$

and  $\nu$  is a valuation such that dom  $\nu \supset \bar{\boldsymbol{t}}.V$  and  $[\![\gamma_e]\!]^{\nu} = \text{true}$ , then

$$\Gamma^0, \boldsymbol{t}^0, s \Downarrow \Gamma, [\![ \overline{\boldsymbol{t}} ]\!]^{\nu}, e$$

PROOF. The combination of Lemma 51 and Lemma 53 tells us that there exists a register map  $\Gamma$ , a trace t and an execution state e' such that

$$\Gamma^0, \boldsymbol{t}^0, s \Downarrow \Gamma, \boldsymbol{t}, e'$$
 (A.9)

$$(\gamma, \Delta, \overline{\boldsymbol{t}}) \rhd_{\nu} (\Gamma, \boldsymbol{t}, e')$$
 (A.10)

Now, by (A.10)(c) (see Def. 50), this implies

$$[\![\bar{\boldsymbol{t}}]\!]^{\nu} = \boldsymbol{t} \tag{A.11}$$

Moreover, by (A.10)(d), we know that  $[\![\gamma_{e'}]\!]^{\nu} = true$ . Applying Lemma 48(vi), we can deduce that

$$e = e' (A.12)$$

The claim then follows from (A.9), (A.11) and (A.12).  $\square$ 

#### A.4 Core Proofs

#### A.4.1 Proof of Lemma 52

We perform a simultaneous structural induction over the derivations (A.2). Each case treats a combination of the last respective inference rules used, shown in a box. Following each box, we give the proof of the corresponding case.

$$\frac{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s} (\gamma', \Delta', \overline{\boldsymbol{t}}') \qquad (\gamma'[e \mapsto false]_{e \neq ok}, \Delta', \overline{\boldsymbol{t}}') \xrightarrow{s'} (\gamma'', \Delta'', \overline{\boldsymbol{t}}'')}{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s;s'} (\gamma''[e \mapsto \gamma'_e \vee \gamma''_e]_{e \neq ok}, \Delta''[e \mapsto (\gamma'_e ? \Delta'_e : \Delta''_e)]_{e \neq ok}, \overline{\boldsymbol{t}}'')} (ECOMP)}$$

$$\frac{\Gamma, \boldsymbol{t}, s \Downarrow \Gamma', \boldsymbol{t}', ok \qquad \Gamma', \boldsymbol{t}', s' \Downarrow \Gamma'', \boldsymbol{t}'', e}{\Gamma, \boldsymbol{t}, s ; s' \Downarrow \Gamma'', \boldsymbol{t}'', e} \qquad (COMP-OK)$$

For briefer reference, let us name the following expressions:

$$\gamma''' = \gamma'' \llbracket e \mapsto \gamma'_e \vee \gamma''_e \rrbracket_{e \neq ok}$$

$$\Delta''' = \Delta'' \llbracket e \mapsto (\gamma'_e ? \Delta'_e : \Delta''_e) \rrbracket_{e \neq ok}$$

We now show how to find a valuation  $\nu''$  that extends  $\nu$  from (A.1) and satisfies  $(\gamma''', \Delta''', \bar{t}'') \triangleright_{\nu''} (\Gamma'', t'', e)$  as claimed by the lemma.

First, we apply the induction to the hypotheses appearing on the left of the inference rules which gives us a valuation  $\nu'$  that extends  $\nu$  and satisfies

$$(\gamma', \Delta', \overline{t}') \rhd_{\nu'} (\Gamma', t', ok)$$
 (A.13)

This same valuation  $\nu'$  also satisfies  $(\gamma'[e \mapsto false]_{e \neq ok}, \Delta', \overline{t}') \triangleright_{\nu'} (\Gamma', t', ok)$  (directly from Def. 50). Therefore, we can apply the induction hypothesis once more, this time to the hypotheses appearing on the right. This gives us a valuation  $\nu''$  that extends  $\nu'$  (and therefore  $\nu$ ) and satisfies

$$(\gamma'', \Delta'', \overline{\boldsymbol{t}}'') \rhd_{\nu''} (\Gamma'', \boldsymbol{t}'', e) \tag{A.14}$$

Now we can prove the individual pieces of  $(\gamma''', \Delta''', \overline{t}'') \triangleright_{\nu''} (\Gamma'', t'', e)$  as follows to complete this case:

- (a) using Lemma 48(i)
- (b) directly from (A.14)(b)
- (c)  $[\![ \overline{t}'' \!]\!]^{\nu''} = t''$  by (A.14)(c)

(d) 
$$\llbracket \gamma_e''' \rrbracket^{\nu''} = \begin{cases} \llbracket \gamma_e'' \rrbracket^{\nu''} & \text{if } e = ok \\ \llbracket \gamma_e' \vee \gamma_e'' \rrbracket^{\nu''} & \text{if } e \neq ok \end{cases}$$

In either case, we can easily conclude  $[\![\gamma_e''']\!]^{\nu''} = true$  because we know that  $[\![\gamma_e'']\!]^{\nu''} = true$  by (A.14)(d).

(e) for all  $r \in Reg$ , we have

By (A.13)(d), we know that  $\llbracket \gamma'_{ok} \rrbracket^{\nu'}$  is true. Moreover, because of (A.13)(a), we know  $(\gamma', \Delta', \overline{t}')$  is a valid encoder state and therefore  $\llbracket \gamma'_e \rrbracket^{\nu'} = \text{false}$  for all  $e \neq ok$  (by Lemma 48(vi)). This implies  $\llbracket \gamma'_e \rrbracket^{\nu''} = \text{false}$  for all  $e \neq ok$  (because  $\nu''$  extends  $\nu'$ ). Therefore, we can see that in either case  $(e = ok \text{ or } e \neq ok)$  we have  $\llbracket \Delta'''_e(r) \rrbracket^{\nu''} = \llbracket \Delta''_e(r) \rrbracket^{\nu''} \stackrel{(A.14)}{=} \Gamma''(r)$ 

$$\frac{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s} (\gamma', \Delta', \overline{\boldsymbol{t}}') \qquad (\gamma'[\![e \mapsto false]\!]_{e \neq ok}, \Delta', \overline{\boldsymbol{t}}') \xrightarrow{s'} (\gamma'', \Delta'', \overline{\boldsymbol{t}}'')}{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s:s'} (\gamma''[\![e \mapsto \gamma'_e \vee \gamma''_e]\!]_{e \neq ok}, \Delta''[\![e \mapsto (\gamma'_e ? \Delta'_e : \Delta''_e)]\!]_{e \neq ok}, \overline{\boldsymbol{t}}'')} (\text{ECOMP})$$

$$\frac{\Gamma, \boldsymbol{t}, s \Downarrow \Gamma', \boldsymbol{t}', e \qquad e \neq ok}{\Gamma, \boldsymbol{t}, s; s' \Downarrow \Gamma', \boldsymbol{t}', e}$$
(Comp-skip)

For briefer reference, let us name the following expressions:

$$\gamma''' = \gamma'' \llbracket e \mapsto \gamma'_e \lor \gamma''_e \rrbracket_{e \neq ok}$$
$$\Delta''' = \Delta'' \llbracket e \mapsto (\gamma'_e ? \Delta'_e : \Delta''_e) \rrbracket_{e \neq ok}$$

We now show how to find a valuation  $\nu''$  that extends  $\nu$  from (A.1) and satisfies  $(\gamma''', \Delta''', \bar{t}'') \triangleright_{\nu''} (\Gamma', t', e)$  as claimed by the lemma.

First, we apply the induction to the hypotheses appearing on the left of the inference rules which gives us a valuation  $\nu'$  extending  $\nu$  such that

$$(\gamma', \Delta', \overline{t}') \rhd_{\nu'} (\Gamma', t', e)$$
 (A.15)

This implies that  $\llbracket \gamma'_e \rrbracket^{\nu'} = true$  (by (A.15)(d)) and therefore  $\llbracket \gamma'_{ok} \rrbracket^{\nu'} = false$  (by Lemma 48(vi)). Thus,  $(\gamma' \llbracket e \mapsto false \rrbracket_{e \neq ok}, \Delta', \overline{t}')$  is void for  $\nu$ . Now, by assigning arbitrary values to the variables in  $(\overline{t}''.V \setminus \text{dom } \nu')$ , we can extend  $\nu'$  to a valuation  $\nu''$  such that

$$\operatorname{dom} \nu'' \supset \overline{t}''.V \tag{A.16}$$

Then by Lemma 48(vii),

$$[\![\overline{t}'']\!]^{\nu''} = [\![\overline{t}']\!]^{\nu'} \tag{A.17}$$

Now we can prove the individual pieces of  $(\gamma''', \Delta''', \bar{t}'') \triangleright_{\nu''} (\Gamma', t', e)$  as follows to complete this case:

- (a) using Lemma 48(i)
- (b) by (A.16)
- (c)  $[\bar{\boldsymbol{t}}'']^{\nu''} \stackrel{(A.17)}{=} [\bar{\boldsymbol{t}}']^{\nu'} \stackrel{(A.15)}{=} \boldsymbol{t}'$

(d) 
$$[\![\gamma_e''']\!]^{\nu''} = [\![\gamma_e' \lor \gamma_e'']\!]^{\nu''} = \underbrace{[\![\gamma_e']\!]^{\nu''}}_{=[\![\gamma_e']\!]^{\nu'} = true} \lor [\![\gamma_e'']\!]^{\nu''} = true$$

(e) for all  $r \in Reg$ , we have  $[\![\Delta'''_e(r)]\!]^{\nu''} = [\![(\gamma'_e? \Delta'_e: \Delta''_e)(r)]\!]^{\nu''}$ Now, we know  $[\![\gamma'_e]\!]^{\nu''} = [\![\gamma'_e]\!]^{\nu'} = true$  and therefore  $[\![\Delta'''_e(r)]\!]^{\nu''} = [\![\Delta'_e(r)]\!]^{\nu''} \stackrel{(A.15)}{=} \Gamma'(r)$ 

$$\frac{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s} (\gamma', \Delta', \overline{\boldsymbol{t}}') \qquad \gamma'' = \gamma'[ok \mapsto \gamma'_{ok} \vee \gamma'_{break \ l}][break \ l \mapsto false]}{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{l:s} (\gamma'', \Delta'[ok \mapsto (\gamma'_{break \ l} \ ? \ \Delta'_{break \ l} : \Delta'_{ok})], \overline{\boldsymbol{t}}')} \text{(ELABEL)}$$

$$\frac{\Gamma, \boldsymbol{t}, s \Downarrow \Gamma', \boldsymbol{t}', e \qquad e \notin \{break \ l, continue \ l\}}{\Gamma, \boldsymbol{t}, l : s \Downarrow \Gamma', \boldsymbol{t}', e} \tag{Label}$$

For briefer reference, let us name the following expression:

$$\Delta'' = \Delta'[ok \mapsto (\gamma'_{break \, l} ? \Delta'_{break \, l} : \Delta'_{ok})]$$

We now show how to find a valuation  $\nu'$  that extends  $\nu$  from (A.1) and satisfies  $(\gamma'', \Delta'', \overline{t}') \rhd_{\nu'} (\Gamma', t', e)$  as claimed by the lemma.

First, we apply the induction to the hypotheses appearing in the inference rules which gives us a valuation  $\nu'$  extending  $\nu$  such that

$$(\gamma', \Delta', \overline{t}') \rhd_{\nu'} (\Gamma', t', e)$$
 (A.18)

Now we can prove the individual pieces of  $(\gamma'', \Delta'', \overline{t}') \triangleright_{\nu'} (\Gamma', t', e)$  as follows to complete this case:

- (a) using Lemma 48(i)
- (b) by (A.18)(b)
- (c) by (A.18)(c)
- (d)  $[\![\gamma''_e]\!]^{\nu'} = \begin{cases} [\![\gamma'_{ok} \lor \gamma'_{break \, l}]\!]^{\nu'} & \text{if } e = ok \\ [\![\gamma'_e]\!]^{\nu'} & \text{otherwise} \end{cases}$ In either case, we can easily conclude  $[\![\gamma''_e]\!]^{\nu'} = true$  because we know that

 $[\![\gamma'_e]\!]^{\nu'} = true \text{ by (A.18)(d)}.$ 

(e) We do a case distinction on e = ok. If  $e \neq ok$ , then  $\Delta''_e = \Delta'_e$  and the claim follows from (A.18)(e). If e = ok, then  $[\![\gamma_{ok}]\!]^{\nu'} = true$  by (A.18)(d), and thus  $[\![\gamma'_{break\;l}]\!]^{\nu'} = \mathit{false} \; \text{by Lemma 48(vi)}. \; \text{This implies that} \; [\![\Delta''_e(r)]\!]^{\nu'} = [\![\Delta'_{ok}(r)]\!]^{\nu'}$ for all r and the claim follows with (A.18)(e).

$$\frac{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s} (\gamma', \Delta', \overline{\boldsymbol{t}}') \qquad \gamma'' = \gamma'[ok \mapsto \gamma'_{ok} \vee \gamma'_{break \, l}][break \, l \mapsto false]}{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{l:s} (\gamma'', \Delta'[ok \mapsto (\gamma'_{break \, l} ? \Delta'_{break \, l} : \Delta'_{ok})], \overline{\boldsymbol{t}}')} \qquad \text{(ELABEL)}}$$

$$\frac{\Gamma, \boldsymbol{t}, s \ \Downarrow \ \Gamma', \boldsymbol{t}', break \, l}{\Gamma, \boldsymbol{t}, l: s \ \Downarrow \ \Gamma', \boldsymbol{t}', ok} \qquad \text{(LABEL-BREAK)}}$$

For briefer reference, let us name the following expression:

$$\Delta'' = \Delta'[ok \mapsto (\gamma'_{break \, l} ? \Delta'_{break \, l} : \Delta'_{ok})]$$

We now show how to find a valuation  $\nu'$  that extends  $\nu$  from (A.1) and satisfies  $(\gamma'', \Delta'', \overline{t}') \rhd_{\nu'} (\Gamma', t', ok)$  as claimed by the lemma.

First, we apply the induction to the hypotheses appearing in the inference rules which gives us a valuation  $\nu'$  extending  $\nu$  such that

$$(\gamma', \Delta', \overline{t}') \rhd_{\nu'} (\Gamma', t', break l)$$
 (A.19)

Now we can prove the individual pieces of  $(\gamma'', \Delta'', \overline{t}') \triangleright_{\nu'} (\Gamma', t', ok)$  as follows to complete this case:

- (a) using Lemma 48(i)
- (b) by (A.19)(b)
- (c) by (A.19)(c)
- (d)  $[\![\gamma''_{ok}]\!]^{\nu'} = [\![\gamma'_{ok} \lor \gamma'_{break\ l}]\!]^{\nu'} = true$ (because we know  $[\![\gamma'_{break\ l}]\!]^{\nu'} = true$  by (A.19)(d)).
- (e)  $\llbracket \Delta''_{ok}(r) \rrbracket^{\nu'} = \llbracket (\gamma'_{break \, l} ? \Delta'_{break \, l} : \Delta'_{ok})(r) \rrbracket^{\nu'} = \llbracket \Delta'_{break \, l}(r) \rrbracket^{\nu'}$  and the claim follows from (A.19)(e).

$$\frac{\gamma' = \gamma[ok \mapsto \gamma_{ok} \land \neg \phi][e \mapsto \gamma_{ok} \land \phi] \qquad \phi = \neg(\Delta_{ok}(r) = 0)}{(\gamma, \Delta, \overline{t}) \xrightarrow{\mathbf{if}(r) \mathbf{throw}(e)} (\gamma', \Delta[e \mapsto \Delta_{ok}], \overline{t})} (ECONDTHROW)$$

$$\frac{\Gamma(r) \neq 0 \qquad \Gamma, t, \mathbf{throw}(e) \Downarrow \Gamma, t, e}{\Gamma, t, \mathbf{if}(r) \mathbf{throw}(e) \Downarrow \Gamma, t, e} \qquad (IF-SO)(THROW)$$

By assumption, we know that

$$(\gamma, \Delta, \overline{t}) \rhd_{\nu} (\Gamma, t, ok)$$
 (A.20)

To prove this case, we show that for the same  $\nu$ ,

$$(\gamma', \Delta[e \mapsto \Delta_{ok}], \overline{\boldsymbol{t}}) \rhd_{\nu} (\Gamma, \boldsymbol{t}, e)$$

because each individual claim is satisfied:

- (a) using Lemma 48(i)
- (b) by (A.20)(b)
- (c) by (A.20)(c)
- (d) First, observe that  $\llbracket \phi \rrbracket^{\nu} = \llbracket \neg (\Delta_{ok}(r) = 0) \rrbracket^{\nu} = true$  because  $\llbracket \Delta_{ok}(r) \rrbracket^{\nu} = \Gamma(r)$  by (A.20)(e), and  $\Gamma(r) \neq 0$  by the first prerequisite of (IF-so). Now,  $\llbracket \gamma'_e \rrbracket^{\nu} = \llbracket \gamma_{ok} \wedge \phi \rrbracket^{\nu} = \llbracket \gamma_{ok} \rrbracket^{\nu} = true$  because of (A.20)(d).

Note that  $e \neq ok$  because **throw**(ok) is not allowed (Table 4.1).

(e)  $[(\Delta[e \mapsto \Delta_{ok}])_e(r)]^{\nu} = [\![\Delta_{ok}]\!]^{\nu}(r) = \Gamma(r)$  because of (A.20)(e).

$$\frac{\gamma' = \gamma[ok \mapsto \gamma_{ok} \land \neg \phi][e \mapsto \gamma_{ok} \land \phi] \qquad \phi = \neg(\Delta_{ok}(r) = 0)}{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{\mathbf{if}(r) \mathbf{throw}(e)} (\gamma', \Delta[e \mapsto \Delta_{ok}], \overline{\boldsymbol{t}})} \text{(ECONDTHROW)}$$

$$\frac{\Gamma(r) = 0}{\Gamma, \boldsymbol{t}, \mathbf{if}(r) \mathbf{throw}(e) \Downarrow \Gamma, \boldsymbol{t}, ok} \tag{IF-NOT)}$$

By assumption, we know that

$$(\gamma, \Delta, \bar{t}) \rhd_{\nu} (\Gamma, t, ok)$$
 (A.21)

To prove this case, we show that for the same  $\nu$ ,

$$(\gamma', \Delta[e \mapsto \Delta_{ok}], \overline{\boldsymbol{t}}) \rhd_{\nu} (\Gamma, \boldsymbol{t}, ok)$$

because each individual claim is satisfied:

- (a) using Lemma 48(i)
- (b) by (A.21)(b)
- (c) by (A.21)(c)
- (d) First, observe that  $\llbracket \phi \rrbracket^{\nu} = \llbracket \neg (\Delta_{ok}(r) = 0) \rrbracket^{\nu} = \text{false because } \llbracket \Delta_{ok}(r) \rrbracket^{\nu} = \Gamma(r)$  by (A.21)(e), and  $\Gamma(r) = 0$  by the prerequisite of (IF-NOT).

Now,  $[\![\gamma'_{ok}]\!]^{\nu} = [\![\gamma_{ok} \wedge \neg \phi]\!]^{\nu} = [\![\gamma_{ok}]\!]^{\nu} = true$  because of (A.21)(d).

Note that  $e \neq ok$  because **throw**(ok) is not allowed (Table 4.1).

(e)  $\llbracket (\Delta[e \mapsto \Delta_{ok}])_{ok}(r) \rrbracket^{\nu} = \llbracket \Delta_{ok} \rrbracket^{\nu}(r) = \Gamma(r)$  because of (A.21)(e).

$$\frac{\overline{\boldsymbol{t}}' = \overline{\boldsymbol{t}}.append(i, \perp, \perp, \gamma_{ok})}{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{\mathbf{fence}_i} (\gamma, \Delta, \overline{\boldsymbol{t}}')}$$
(EFENCE)

$$\frac{t' = t.append(i, \perp, \perp)}{\Gamma, t, \mathbf{fence}_i \ \downarrow \ \Gamma, t', ok}$$
 (Fence-id)

By assumption, we know that

$$(\gamma, \Delta, \bar{\boldsymbol{t}}) \rhd_{\nu} (\Gamma, \boldsymbol{t}, ok)$$
 (A.22)

To prove this case, we show that for the same  $\nu$ ,

$$(\gamma, \Delta, \overline{\boldsymbol{t}}') \rhd_{\nu} (\Gamma, \boldsymbol{t}', ok)$$

because each individual claim is satisfied:

- (a) using Lemma 48(i)
- (b) By Def. 35,

$$\overline{t}'.V = \overline{t}.V \cup FV(i) \cup FV(\bot) \cup FV(\bot) \cup FV(\gamma_{ok})$$

By Lemma 48(iii),  $FV(\gamma_{ok}) \subset t.V$  and thus t'.V = t.V. Therefore, the claim follows from (A.22)(b).

(c) First, note that  $[\![\gamma_{ok}]\!]^{\nu} = true$  by (A.22)(d). Now

$$[\![\overline{\boldsymbol{t}}']\!]^{\nu} = [\![\overline{\boldsymbol{t}}.append(i,\bot,\bot,\gamma_{ok})]\!]^{\nu} \stackrel{\text{Lemma 49}}{=} [\![\overline{\boldsymbol{t}}]\!]^{\nu}.append(i,[\![\bot]\!]^{\nu},[\![\bot]\!]^{\nu})$$

Because we know that  $[\![\bar{t}]\!]^{\nu} = t$  by (A.22)(c), the latter is equal to

$$= t.append(i, \perp, \perp) = t'$$

- (d) by (A.22)(d)
- (e) by (A.22)(e)

$$\frac{\overline{t}' = \overline{t}.append(i, \Delta_{ok}(r'), \Delta_{ok}(r), \gamma_{ok})}{(\gamma, \Delta, \overline{t}) \xrightarrow{*r' :=_i r} (\gamma, \Delta, \overline{t}')}$$
(ESTORE)

$$\frac{\mathbf{t}' = \mathbf{t}.append(i, \Gamma(r'), \Gamma(r))}{\Gamma, \mathbf{t}, *r' :=_i r \ \Downarrow \ \Gamma, \mathbf{t}', ok}$$
 (Store-id)

By assumption, we know that

$$(\gamma, \Delta, \bar{\boldsymbol{t}}) \rhd_{\nu} (\Gamma, \boldsymbol{t}, ok)$$
 (A.23)

To prove this case, we show that for the same  $\nu$ ,

$$(\gamma, \Delta, \overline{\boldsymbol{t}}') \rhd_{\nu} (\Gamma, \boldsymbol{t}', ok)$$

because each individual claim is satisfied:

- (a) using Lemma 48(i)
- (b) By Def. 35,

$$\bar{t}'.V = \bar{t}.V \cup FV(i) \cup FV(\Delta_{ok}(r')) \cup FV(\Delta_{ok}(r)) \cup FV(\gamma_{ok})$$

By Lemma 48(iii) and Lemma 48(iv), we can conclude t'.V = t.V. Therefore, the claim follows from (A.23)(b).

(c) First, note that  $[\![\gamma_{ok}]\!]^{\nu} = true$  by (A.23)(d). Now

Because we know that  $\llbracket \overline{t} \rrbracket^{\nu} = t$  by (A.23)(c), and because  $\llbracket \Delta_{ok}(r') \rrbracket^{\nu} = \Gamma(r')$  and  $\llbracket \Delta_{ok}(r) \rrbracket^{\nu} = \Gamma(r)$  (by (A.23)(e)), the latter is equal to

$$= t.append(i, \Gamma(r'), \Gamma(r)) = t'$$

- (d) by (A.23)(d)
- (e) by (A.23)(e)

$$\frac{\overline{t}' = \overline{t}.append(i, \Delta_{ok}(r'), D_i, \gamma_{ok})}{(\gamma, \Delta, \overline{t}) \xrightarrow{r:=_i * r'} (\gamma, \Delta[ok \mapsto \Delta_{ok}[r \mapsto D_i]], \overline{t}')}$$
(ELOAD)

$$\frac{v \in Val \qquad \boldsymbol{t}' = \boldsymbol{t}.append(i, \Gamma(r'), v)}{\Gamma, \boldsymbol{t}, r :=_{i} *r' \ \Downarrow \ \Gamma[r \mapsto v], \boldsymbol{t}', ok}$$
 (Load-id)

For briefer reference, let us name the following expressions:

$$\Delta' = \Delta[ok \mapsto \Delta_{ok}[r \mapsto D_i]]$$
$$\Gamma' = \Gamma[r \mapsto v]$$

By assumption, we know that

$$(\gamma, \Delta, \overline{t}) \rhd_{\nu} (\Gamma, t, ok)$$
 (A.24)

To prove this case, we show that for the valuation  $\nu' = \nu[D_i \mapsto v]$ ,

$$(\gamma, \Delta', \overline{t}') \rhd_{\nu'} (\Gamma', t', ok)$$

because each individual claim is satisfied:

- (a) using Lemma 48(i)
- (b) By Def. 35,

$$\overline{t}'.V = \overline{t}.V \cup FV(i) \cup FV(\Delta_{ok}(r')) \cup FV(D_i) \cup FV(\gamma_{ok})$$

By Lemma 48(iii) and Lemma 48(iv), we can conclude  $t'.V = t.V \cup \{\gamma_{ok}\}$ . Therefore, the claim follows from (A.24)(b) and the fact that we explicitly assign  $\gamma_{ok}$  in  $\nu'$ 

(c) First, note that  $[\![\gamma_{ok}]\!]^{\nu'} = [\![\gamma_{ok}]\!]^{\nu} = true$  by (A.24)(d). Now

$$\begin{split}
& [\![\overline{\boldsymbol{t}}']\!]^{\nu'} = [\![\overline{\boldsymbol{t}}.append(i, \Delta_{ok}(r'), D_i, \gamma_{ok})]\!]^{\nu'} \\
&\stackrel{\text{Lemma 49}}{=} [\![\overline{\boldsymbol{t}}]\!]^{\nu'}.append(i, [\![\Delta_{ok}(r')]\!]^{\nu'}, [\![D_i]\!]^{\nu'})
\end{split}$$

Because we know that  $\llbracket \overline{\boldsymbol{t}} \rrbracket^{\nu} = \boldsymbol{t}$  by (A.24)(c), and because  $\llbracket \Delta_{ok}(r') \rrbracket^{\nu} = \Gamma(r')$  (by (A.24)(e)) and  $\llbracket D_i \rrbracket^{\nu'} = v$ , the latter is equal to

$$= \boldsymbol{t}.append(i,\Gamma(r'),v) = \boldsymbol{t'}$$

- (d) by (A.24)(d)
- (e) for an arbitrary register r', do a case distinction on r' = r:
  - (1) If  $r' \neq r$ , then  $[\![\Delta'_{ok}(r')]\!]^{\nu'} = [\![\Delta_{ok}(r')]\!]^{\nu'} = \Gamma(r) = \Gamma'(r)$  by (A.24)(e).
  - (2) If r = r', then  $[\![ \Delta'_{ok}(r) ]\!]^{\nu'} = [\![ D_i ]\!]^{\nu'} = v = \Gamma'(r)$ .

$$\frac{\Delta' = \Delta[ok \mapsto \Delta_{ok}[r \mapsto f(\Delta_{ok}(r_1), \dots, \Delta_{ok}(r_k))]]}{(\gamma, \Delta, \overline{t}) \xrightarrow{r:=(f \ r_1 \dots r_k)} (\gamma, \Delta', \overline{t})}$$
(EAssign)

$$\frac{v = f(\Gamma(r_1), \dots, \Gamma(r_k))}{\Gamma, \mathbf{t}, r := (f \ r_1 \ \dots \ r_k) \ \Downarrow \ \Gamma[r \mapsto v], \mathbf{t}, ok}$$
(Assign)

For briefer reference, let us name the following expression:

$$\Gamma' = \Gamma[r \mapsto v]$$

By assumption, we know that

$$(\gamma, \Delta, \overline{t}) \rhd_{\nu} (\Gamma, t, ok)$$
 (A.25)

To prove this case, we show that for the same valuation  $\nu$ ,

$$(\gamma, \Delta', \overline{\boldsymbol{t}}) \rhd_{\nu} (\Gamma', \boldsymbol{t}, ok)$$

because each individual claim is satisfied:

- (a) using Lemma 48(i)
- (b) by (A.25)(b)
- (c) by (A.25)(c)
- (d) by (A.25)(d)
- (e) for an arbitrary register r', do a case distinction on r' = r:
  - (1) If  $r' \neq r$ , then  $[\![ \Delta'_{ok}(r') ]\!]^{\nu} = [\![ \Delta_{ok}(r') ]\!]^{\nu} = \Gamma(r) = \Gamma'(r)$  by (A.25)(e).
  - (2) If r = r', then

$$[\![\Delta'_{ok}(r)]\!]^{\nu} = [\![f(\Delta_{ok}(r_1), \dots, \Delta_{ok}(r_k))]\!]^{\nu} = f([\![\Delta_{ok}(r_1)]\!]^{\nu}, \dots, [\![\Delta_{ok}(r_k)]\!]^{\nu})$$

Because we know that  $[\![\Delta_{ok}(r_i)]\!]^{\nu} = \Gamma(r_i)$  by (A.23)(e), the latter is equal to

$$= f(\Gamma(r_1), \ldots, \Gamma(r_k)) = \Gamma'(r)$$

#### A.4.2 Proof of Lemma 53

We perform a structural induction over the derivation for (A.4). We start each case by showing the last used inference rule in a box.

$$\frac{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s} (\gamma', \Delta', \overline{\boldsymbol{t}}') \qquad (\gamma'[\![e \mapsto false]\!]_{e \neq ok}, \Delta', \overline{\boldsymbol{t}}') \xrightarrow{s'} (\gamma'', \Delta'', \overline{\boldsymbol{t}}'')}{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s:s'} (\gamma''[\![e \mapsto \gamma'_e \vee \gamma''_e]\!]_{e \neq ok}, \Delta''[\![e \mapsto (\gamma'_e ? \Delta'_e : \Delta''_e)]\!]_{e \neq ok}, \overline{\boldsymbol{t}}'')} (\text{ECOMP})$$

For briefer reference, let us introduce explicit names for the guard and register maps appearing on the second line:

$$\gamma''' = \gamma'' \llbracket e \mapsto \gamma'_e \lor \gamma''_e \rrbracket_{e \neq ok}$$
$$\Delta''' = \Delta'' \llbracket e \mapsto (\gamma'_e ? \Delta'_e : \Delta''_e) \rrbracket_{e \neq ok}$$

We now show how to find e,  $\Gamma''$  and  $\boldsymbol{t}''$  such that

$$\Gamma, t, s; s' \downarrow \Gamma'', t'', e$$
 (A.26)

$$(\gamma''', \Delta''', \overline{\boldsymbol{t}}'') \rhd_{\nu} (\Gamma'', \boldsymbol{t}'', e) \tag{A.27}$$

First, we apply induction on the left (note that  $\overline{t}'.V \subset \overline{t}''.V$  by Lemma 48(ii) and thus dom  $\nu \supset \overline{t}'.V$ ) which gives us e',  $\Gamma'$ , and t' such that

$$\Gamma, t, s \downarrow \Gamma', t', e'$$
 (A.28)

$$(\gamma', \Delta', \overline{t}') \rhd_{\nu} (\Gamma', t', e') \tag{A.29}$$

We now distinguish two cases.

Case (e' = ok). From (A.29) we get  $(\gamma'[e \mapsto false]_{e \neq ok}, \Delta', \overline{t}') \rhd_{\nu} (\Gamma', t', ok)$  (directly from Def. 50, exploiting e' = ok). We can thus apply induction on the right, which gives us  $\Gamma''$ , t'' and e such that

$$\Gamma', \mathbf{t}', s' \Downarrow \Gamma'', \mathbf{t}'', e$$
 (A.30)

$$(\gamma'', \Delta'', \overline{\boldsymbol{t}}'') \rhd_{\nu} (\Gamma'', \boldsymbol{t}'', e) \tag{A.31}$$

We now use rule

$$\frac{\Gamma, \boldsymbol{t}, s \Downarrow \Gamma', \boldsymbol{t}', ok \qquad \Gamma', \boldsymbol{t}', s' \Downarrow \Gamma'', \boldsymbol{t}'', e}{\Gamma, \boldsymbol{t}, s; s' \Downarrow \Gamma'', \boldsymbol{t}'', e}$$
 (Comp-ok)

to get (A.26) from (A.28) and (A.30). To get (A.27) (and conclude this case), we need the following components:

- (a) using Lemma 48(i)
- (b) from (A.5)
- (c) by (A.31)(c)
- (d) observe that  $\gamma'''$  evaluates the same as  $\gamma''$  (because  $[\![\gamma'_x]\!]^{\nu} = false$  for all  $x \neq ok$ , because of Lemma 48(vi) and  $[\![\gamma'_{ok}]\!]^{\nu} = [\![\gamma'_{e'}]\!]^{\nu} = true$  by (A.29)(d)) and then use (A.31)(d)
- (e) for the same reasons, observe that  $\Delta'''$  evaluates the same as  $\Delta''$  and then use (A.31)(e)

Case  $(e' \neq ok)$ . We set  $\Gamma'' = \Gamma'$  and t'' = t' and e = e'. Now we can use the inference rule

$$\frac{\Gamma, \boldsymbol{t}, s \Downarrow \Gamma', \boldsymbol{t}', e \qquad e \neq ok}{\Gamma, \boldsymbol{t}, s : s' \Downarrow \Gamma', \boldsymbol{t}', e}$$
(Comp-skip)

to get (A.26) from (A.28). To get (A.27) (and conclude this case), we show

$$(\gamma''', \Delta''', \overline{t}'') \rhd_{\nu} (\Gamma', t', e)$$

which has the following components:

- (a) using Lemma 48(i)
- (b) from (A.5)

- (c) By (A.29)(d) we know  $\llbracket \gamma'_{e'} \rrbracket^{\nu} = true$ . Because  $e' \neq ok$  and because of Lemma 48(vi), this implies  $\llbracket \gamma'_{ok} \rrbracket^{\nu} = false$ . Therefore,  $(\gamma' \llbracket e \mapsto false \rrbracket_{e \neq ok}, \Delta', \overline{t}')$  is void for  $\nu$ , and by Lemma 48(vii) we know  $\llbracket \overline{t}'' \rrbracket^{\nu} = \llbracket \overline{t}' \rrbracket^{\nu}$ . Therefore, we get the claim directly from by (A.29)(c).
- (d) because  $e' \neq ok$ ,  $[\![\gamma'''_{e'}]\!]^{\nu} = [\![\gamma'_{e'} \lor \gamma''_{e'}]\!]^{\nu} = true$  because  $[\![\gamma'_{e'}]\!]^{\nu} = true$  by (A.29)(d)
- (e)  $\llbracket \Delta_e'''(r) \rrbracket^{\nu} = \llbracket \Delta_e'(r) \rrbracket^{\nu}$  because  $e' \neq ok$  and  $\llbracket \gamma_e' \rrbracket^{\nu} = true$ . Therefore, the claim follows from (A.29)(e).

$$\frac{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{s} (\gamma', \Delta', \overline{\boldsymbol{t}}') \qquad \gamma'' = \gamma'[ok \mapsto \gamma'_{ok} \vee \gamma'_{break \ l}][break \ l \mapsto false]}{(\gamma, \Delta, \overline{\boldsymbol{t}}) \xrightarrow{l:s} (\gamma'', \Delta'[ok \mapsto (\gamma'_{break \ l} \ ? \ \Delta'_{break \ l} : \Delta'_{ok})], \overline{\boldsymbol{t}}')} \text{(ELABEL)}$$

For briefer reference, let us name the following expression:

$$\Delta'' = \Delta'[ok \mapsto (\gamma'_{break\ l}\ ?\ \Delta'_{break\ l}: \Delta'_{ok})]$$

We are now showing that there exist e',  $\Gamma'$  and t' such that

$$\Gamma, \boldsymbol{t}, l : s \Downarrow \Gamma', \boldsymbol{t}', e'$$
 (A.32)

$$(\gamma'', \Delta'', \overline{t}') \rhd_{\nu} (\Gamma', t', e') \tag{A.33}$$

First, we apply induction to the left premise. That gives us  $\Gamma'$ , t' and e satisfying

$$\Gamma, t, s \Downarrow \Gamma', t', e$$
 (A.34)

$$(\gamma', \Delta', \overline{t}') \rhd_{\nu} (\Gamma', t', e)$$
 (A.35)

We now distinguish two cases.

Case  $(e \neq break \ l)$ . Because we are running on unrolled programs, we know that  $e \neq continue \ l$  also and can therefore soundly apply rule

$$\frac{\Gamma, \boldsymbol{t}, s \Downarrow \Gamma', \boldsymbol{t}', e \qquad e \notin \{break \ l, continue \ l\}}{\Gamma, \boldsymbol{t}, l : s \Downarrow \Gamma', \boldsymbol{t}', e} \tag{Label}$$

to get (A.32) from (A.34), by setting e' = e. To get (A.33) (and conclude this case), we show the following claims:

- (a) using Lemma 48(i)
- (b) from (A.5)
- (c) by (A.35)(c)
- (d) we know  $[\![\gamma'_e]\!]^{\nu} = true$  (because of (A.35)(d)) and can use Lemma 48(vi) to conclude  $[\![\gamma'_{break\ l}]\!]^{\nu} = false$ . Thus,  $[\![\gamma''_e]\!]^{\nu} = [\![\gamma'_e]\!]^{\nu} = true$  by (A.35)(d).
- (e) because  $[\![\gamma'_{break\ l}]\!]^{\nu} = false$  we can see that  $\Delta''$  evaluates the same as  $\Delta'$ , so the claim follows from (A.35)(e)

Case (e = break l). We apply rule

$$\frac{\Gamma, \boldsymbol{t}, s \Downarrow \Gamma', \boldsymbol{t}', break l}{\Gamma, \boldsymbol{t}, l : s \Downarrow \Gamma', \boldsymbol{t}', ok}$$
(Label-break)

to get (A.32) from (A.34), by setting e' = ok. To get (A.33) (and conclude this case), we show the following claims:

- (a) using Lemma 48(i)
- (b) from (A.5)
- (c) by (A.35)(c)
- (d) we know  $[\![\gamma'_{break\,l}]\!]^{\nu} = true$  (because of (A.35)(d)), therefore  $[\![\gamma''_{ok}]\!]^{\nu} = true$
- (e) because  $[\![\gamma'_{break\ l}]\!]^{\nu} = true$  we can see that for all r,  $[\![\Delta''_{ok}]\!]^{\nu}$  is equal to  $[\![\Delta'_{break\ l}]\!]^{\nu}$  which is in turn equal  $\Gamma'(r)$  by (A.35)(e)

$$\frac{\gamma' = \gamma[ok \mapsto \gamma_{ok} \land \neg \phi][e \mapsto \gamma_{ok} \land \phi] \qquad \phi = \neg(\Delta_{ok}(r) = 0)}{(\gamma, \Delta, \bar{t}) \xrightarrow{\mathbf{if}(r) \mathbf{throw}(e)} (\gamma', \Delta[e \mapsto \Delta_{ok}], \bar{t})}$$
(ECONDTHROW)

For briefer reference, let us name the register map appearing on the second line:

$$\Delta' = \Delta[e \mapsto \Delta_{ok}]$$

By assumption of the lemma, we know

$$(\gamma, \Delta, \overline{t}) \rhd_{\nu} (\Gamma, t, ok)$$
 (A.36)

We are now showing that there exists an e' such that

$$\Gamma, t, \text{if}(r) \text{throw}(e) \downarrow \Gamma, t, e'$$
 (A.37)

$$(\gamma', \Delta', \overline{t}) \rhd_{\nu} (\Gamma, t, e')$$
 (A.38)

To do so, we distinguish two cases.

Case  $\llbracket \phi \rrbracket^{\nu} = \text{false}$ . This implies  $\llbracket \Delta_{ok}(r) \rrbracket^{\nu} = 0$  and thus  $\Gamma(r) = 0$  by (A.36)(e). By setting e' = ok we can therefore use rule

$$\frac{\Gamma(r) = 0}{\Gamma, \mathbf{t}, \mathbf{if}(r) s \Downarrow \Gamma, \mathbf{t}, ok}$$
 (IF-NOT)

to get (A.37). To get (A.38) (and conclude this case), we show the following claims:

- (a) using Lemma 48(i)
- (b) from (A.5)
- (c) by (A.36)(c)
- (d)  $[\![\gamma''_{ok}]\!]^{\nu} = [\![\gamma_{ok} \wedge \neg \phi]\!]^{\nu}$  which is true because  $[\![\phi]\!]^{\nu} = \text{false}$  and  $[\![\gamma_{ok}]\!]^{\nu} = \text{true}$  by (A.36)(d).
- (e) for all r we have  $\llbracket \Delta'_{ok}(r) \rrbracket^{\nu} = \llbracket \Delta_{ok}(r) \rrbracket^{\nu}$  and the latter is equal to  $\Gamma(r)$  by (A.36)(e).

Case  $\llbracket \phi \rrbracket^{\nu} = true$ . This implies  $\llbracket \Delta_{ok}(r) \rrbracket^{\nu} \neq 0$  and thus  $\Gamma(r) \neq 0$  by (A.36)(e). By setting e' = e,  $\Gamma' = \Gamma$ ,  $\mathbf{t}' = \mathbf{t}$  and  $s = \mathbf{throw}(e)$  we can combine the rules

$$\Gamma, t, \mathbf{throw}(e) \Downarrow \Gamma, t, e$$
 (THROW)

$$\frac{\Gamma(r) \neq 0 \qquad \Gamma, \mathbf{t}, s \Downarrow \Gamma', \mathbf{t}', e}{\Gamma, \mathbf{t}, \mathbf{if}(r) s \Downarrow \Gamma', \mathbf{t}', e}$$
(IF-SO)

to get (A.37). To get (A.38) (and conclude this case), we show the following claims:

- (a) using Lemma 48(i)
- (b) from (A.5)
- (c) by (A.36)(c)
- (d)  $[\![\gamma''_e]\!]^{\nu} = [\![\gamma_{ok} \wedge \phi]\!]^{\nu}$  which is true because  $[\![\phi]\!]^{\nu} = true$  and  $[\![\gamma_{ok}]\!]^{\nu} = true$  by (A.36)(d).
- (e) for all r we have  $\llbracket \Delta'_e(r) \rrbracket^{\nu} = \llbracket \Delta_{ok}(r) \rrbracket^{\nu}$  and the latter is equal to  $\Gamma(r)$  by (A.36)(e).

$$\frac{\Delta' = \Delta[ok \mapsto \Delta_{ok}[r \mapsto f(\Delta_{ok}(r_1), \dots, \Delta_{ok}(r_k))]]}{(\gamma, \Delta, \bar{t}) \xrightarrow{r:=(f \ r_1 \dots r_k)} (\gamma, \Delta', \bar{t})}$$
(EAssign)

By assumption of the lemma, we know

$$(\gamma, \Delta, \bar{\boldsymbol{t}}) \rhd_{\nu} (\Gamma, \boldsymbol{t}, ok)$$
 (A.39)

We are showing that there exists a  $\Gamma'$  such that

$$\Gamma, \mathbf{t}, r := (f \ r_1 \dots r_k) \ \downarrow \ \Gamma', \mathbf{t}, ok$$
 (A.40)

$$(\gamma, \Delta', \bar{\boldsymbol{t}}) \rhd_{\nu} (\Gamma', \boldsymbol{t}, ok)$$
 (A.41)

To do so, set  $\Gamma' = \Gamma[r \mapsto f(\Gamma(r_1), \dots, \Gamma(r_k))]$  and use the inference rule

$$\frac{v = f(\Gamma(r_1), \dots, \Gamma(r_k))}{\Gamma, \mathbf{t}, r := (f \ r_1 \ \dots \ r_k) \ \Downarrow \ \Gamma[r \mapsto v], \mathbf{t}, ok}$$
(Assign)

to get (A.40). To get (A.41) (and conclude this case), we show the following claims:

- (a) using Lemma 48(i)
- (b) from (A.5)
- (c) by (A.39)(c)
- (d) by (A.39)(d).

(e) For a given r', look at  $[\![\Delta'_{ok}(r')]\!]^{\nu}$  and distinguish two cases. If  $r' \neq r$ , then it is equal to  $[\![\Delta_{ok}(r')]\!]^{\nu}$  which is equal to  $\Gamma(r')$  by (A.39)(e). If r' = r, then it is equal to  $[\![f(\Delta_{ok}(r_1), \ldots, \Delta_{ok}(r_k))]\!]^{\nu}$ . Now, by (A.39)(e), we know that for all i,  $[\![\Delta_{ok}(r_i)]\!]^{\nu} = \Gamma(r_i)$  and the claim follows.

$$\frac{\overline{t}' = \overline{t}.append(i, \Delta_{ok}(r'), \Delta_{ok}(r), \gamma_{ok})}{(\gamma, \Delta, \overline{t}) \xrightarrow{*r' := ir} (\gamma, \Delta, \overline{t}')}$$
(ESTORE)

By assumption of the lemma, we know

$$(\gamma, \Delta, \bar{t}) \rhd_{\nu} (\Gamma, t, ok)$$
 (A.42)

We are showing that there exists a t' such that

$$\Gamma, t, *r' :=_i r \Downarrow \Gamma, t', ok$$
 (A.43)

$$(\gamma, \Delta, \overline{t}') \rhd_{\nu} (\Gamma, t', ok)$$
 (A.44)

To do so, use the inference rule

$$\frac{\mathbf{t}' = \mathbf{t}.append(i, \Gamma(r'), \Gamma(r))}{\Gamma, \mathbf{t}, *r' :=_{i} r \ \Downarrow \ \Gamma, \mathbf{t}', ok}$$
 (Store-id)

to get (A.43). To get (A.44) (and conclude this case), we show the following claims:

- (a) using Lemma 48(i)
- (b) from (A.5)
- (c) We need to show that  $[\![\bar{t}.append(i, \Delta_{ok}(r'), \Delta_{ok}(r), \gamma_{ok})]\!]^{\nu} = t'$ . This follows from Lemma 49 and the following individual facts:
  - $[\![\gamma_{ok}]\!]^{\nu} = true$  by (A.42)(d)
  - $[\![\Delta_{ok}(r')]\!]^{\nu} = \Gamma(r')$  by (A.42)(e)

- $[\![ \Delta_{ok}(r) ]\!]^{\nu} = \Gamma(r)$  by (A.42)(e)
- $[\![\bar{t}]\!]^{\nu} = t$  by (A.42)(c)
- (d) by (A.42)(d).
- (e) by (A.42)(e).

$$\frac{\overline{t}' = \overline{t}.append(i, \Delta_{ok}(r'), D_i, \gamma_{ok})}{(\gamma, \Delta, \overline{t}) \xrightarrow{r:=_i * r'} (\gamma, \Delta[ok \mapsto \Delta_{ok}[r \mapsto D_i]], \overline{t}')}$$
(ELOAD)

For briefer reference, let us name the following expression:

$$\Delta' = \Delta[ok \mapsto \Delta_{ok}[r \mapsto v]]$$

By assumption of the lemma, we know

$$(\gamma, \Delta, \bar{\boldsymbol{t}}) \rhd_{\nu} (\Gamma, \boldsymbol{t}, ok)$$
 (A.45)

We are showing that there exists a  $\Gamma'$  and t' such that

$$\Gamma, \mathbf{t}, r :=_{i} *r' \Downarrow \Gamma', \mathbf{t}', ok \tag{A.46}$$

$$(\gamma, \Delta', \overline{t}') \rhd_{\nu} (\Gamma', t', ok)$$
 (A.47)

First, let  $v = [\![D_i]\!]^{\nu}$ . Now we set  $\Gamma' = \Gamma[r \mapsto v]$  and use the inference rule

$$\frac{v \in Val \qquad \boldsymbol{t}' = \boldsymbol{t}.append(i, \Gamma(r'), v)}{\Gamma, \boldsymbol{t}, r :=_{i} *r' \ \Downarrow \ \Gamma[r \mapsto v], \boldsymbol{t}', ok}$$
 (Load-id)

to get (A.46). To get (A.47) (and conclude this case), we show the following claims:

- (a) using Lemma 48(i)
- (b) from (A.5)
- (c) We need to show that  $[\bar{\boldsymbol{t}}.append(\Delta_{ok}(r'), D_i, \gamma_{ok})]^{\nu} = \boldsymbol{t}'$ . This follows from Lemma 49 and the following individual facts:

- $[\![\gamma_{ok}]\!]^{\nu} = true$  by (A.45)(d)
- $[\![ \Delta_{ok}(r') ]\!]^{\nu} = \Gamma(r')$  by (A.45)(e)
- $\bullet \ [\![D_i]\!]^{\nu} = v$
- $[\![\overline{t}]\!]^{\nu} = t$  by (A.45)(c)
- (d) by (A.45)(d).
- (e) For a given r'', look at  $[\![\Delta'_{ok}(r'')]\!]^{\nu}$  and distinguish two cases. If  $r'' \neq r$ , then it is equal to  $[\![\Delta_{ok}(r'')]\!]^{\nu}$  which is equal to  $\Gamma(r'')$  by (A.45)(e), and thus also equal to  $\Gamma'(r'')$ . If r'' = r, then it is equal to  $[\![D_i]\!]^{\nu}$  which is equal to v and thus also equal to  $\Gamma'(r'')$  as required.

$$\frac{\overline{t}' = \overline{t}.append(i, \bot, \bot, \gamma_{ok})}{(\gamma, \Delta, \overline{t}) \xrightarrow{\text{fence}_i} (\gamma, \Delta, \overline{t}')}$$
(EFENCE)

By assumption of the lemma, we know

$$(\gamma, \Delta, \overline{\boldsymbol{t}}) \rhd_{\nu} (\Gamma, \boldsymbol{t}, ok)$$
 (A.48)

We are showing that there exists a t' such that

$$\Gamma, t, \mathbf{fence}_i \Downarrow \Gamma, t', ok$$
 (A.49)

$$(\gamma, \Delta, \overline{t}') \rhd_{\nu} (\Gamma, t', ok)$$
 (A.50)

To do so, use the inference rule

$$\frac{t' = t.append(i, \perp, \perp)}{\Gamma, t, \mathbf{fence}_i \Downarrow \Gamma, t', ok}$$
 (Fence-id)

to get (A.49). To get (A.50) (and conclude this case), we show the following claims:

- (a) using Lemma 48(i)
- (b) from (A.5)

- (c) We need to show that  $[\![\bar{\boldsymbol{t}}.append(i,\perp,\perp,\gamma_{ok})]\!]^{\nu} = \boldsymbol{t}'$ . This follows from Lemma 49 and the following individual facts:
  - $\llbracket \gamma_{ok} \rrbracket^{\nu} = true \text{ by (A.45)(d)}$   $\llbracket \overline{\boldsymbol{t}} \rrbracket^{\nu} = \boldsymbol{t} \text{ by (A.45)(c)}$
- (d) by (A.48)(d).
- (e) by (A.48)(e).

# Appendix B

# C Implementation Sources

In this chapter, we show the C code for the implementations we studied (see Table 8.1 in Chapter 8), including the memory ordering fences we placed. We verified that these fences are sufficient for the testcases shown in Table 8.2, using our *CheckFence* tool.

### **B.1** Prototypes

The file lsl\_protos.h captures (1) common, useful definitions, and (2) function prototypes for externally defined functions that have a special meaning and are substituted for appropriate LSL stubs by our frontend.

```
3 /* general */
4 enum boolean { false=0, true=1 };
5 typedef enum boolean boolean_t;
6
7 /* unsigned types */
8 typedef unsigned uint32;
9 typedef unsigned long long uint64;
10
11 /* dynamic memory allocation */
12 extern void *lsl_malloc(size_t size);
```

```
extern void lsl_free(void *ptr);
13
14
15
    /* dynamic memory allocation without pointer reuse */
    extern void *lsl_malloc_noreuse(size_t size);
16
17
    extern void lsl_free_noreuse(void *ptr);
18
19
    /* verification directives */
20
    extern void lsl_assert(boolean_t expr);
21
    extern void lsl_assume(boolean_t expr);
22
23
    /* simple lock */
24
    typedef unsigned lsl_lock_t;
25
    extern void lsl_initlock(lsl_lock_t *lock);
26
    extern void lsl_lock(lsl_lock_t *lock);
    extern void lsl_unlock(lsl_lock_t *lock);
27
28
29
    /* fences */
30
    extern void lsl_fence(char *fencetype);
31
32
   /* thread id */
33
    extern int lsl_get_number_threads();
34
    extern int lsl_get_thread_id();
35
   /* observables */
36
    extern void lsl_observe_label(char *opname);
37
38
    extern void lsl_observe_input(char *name, int val);
39
    extern void lsl_observe_output(char *name, int val);
40
41
    /* nondeterministic values */
    extern int lsl_nondet(int min, int max);
42
    extern int lsl_choose();
43
44
   /* compare-and-swap */
45
    extern boolean_t lsl_cas_32(void *loc, uint32 old, uint32 new);
```

```
extern boolean_t lsl_cas_64(void *loc, uint64 old, uint64 new);
47
    extern boolean_t lsl_cas_ptr(void *loc, void *old, void *new);
48
49
    /* double compare-and-swap */
50
    extern boolean_t lsl_dcas_32(void *loc1, void *loc2,
               uint32 old1, uint32 old2, uint32 new1, uint32 new2);
52
53
    extern boolean_t lsl_dcas_64(void *loc1, void *loc2,
54
               uint64 old1, uint64 old2, uint64 new1, uint64 new2);
55
    extern boolean_t lsl_dcas_ptr(void *loc1, void *loc2,
                   void *old1, void *old2, void *new1, void *new2);
56
57
```

## B.2 Two-Lock Queue (ms2)

```
#include "lsl_protos.h"
 2
 3
    /* ---- data types ---- */
 4
 5
    typedef int value_t;
 6
    typedef struct node {
 8
      struct node *next;
 9
      value_t value;
10
    } node_t;
11
    typedef struct queue {
12
13
      node_t *head;
14
      node_t *tail;
15
      lsl_lock_t headlock;
      lsl_lock_t taillock;
16
17
    } queue_t;
18
19
    /* ---- operations ---- */
20
```

```
21
   void init_queue(queue_t *queue)
22 {
23
      node_t *dummy = lsl_malloc(sizeof(node_t));
24
      dummy \rightarrow next = 0;
25
      dummy -> value = 0;
26
      queue->head = dummy;
27
      queue->tail = dummy;
28
      lsl_initlock(&queue->headlock);
29
      lsl_initlock(&queue->taillock);
30 }
31
32
    void enqueue(queue_t *queue, value_t val)
33
    {
34
      node_t *node = lsl_malloc(sizeof(node_t));
35
      node->value = val;
36
      node->next = 0;
37
      lsl_lock(&queue->taillock);
38
      lsl_fence("store-store"); /* trace1 */
39
      queue->tail->next = node;
40
      queue->tail = node;
41
      lsl_unlock(&queue->taillock);
42 }
43
    boolean_t dequeue(queue_t *queue, value_t *retvalue)
44
45
    {
46
      node_t *node;
47
      node_t *new_head;
48
      lsl_lock(&queue->headlock);
      node = queue->head;
49
50
      new_head = node->next;
      if (new_head == 0) {
51
52
        lsl_unlock(&queue->headlock);
53
        return false;
54
      }
```

```
1sl_fence("data-dependent-loads"); /* trace2 */
56     *retvalue = new_head->value;
57     queue->head = new_head;
58     lsl_unlock(&queue->headlock);
59     lsl_free(node);
60     return true;
61 }
```

# B.3 Nonblocking Queue (msn)

```
1 #include "lsl_protos.h"
 2
   /* ---- data types ---- */
 4
 5 typedef int value_t;
 6
 7
   typedef struct node {
      struct node *next;
 8
 9
      value_t value;
   } node_t;
10
11
12 typedef struct queue {
13
      node_t *head;
14
      node_t *tail;
   } queue_t;
15
16
17
    /* ---- operations ---- */
18
19 void init_queue(queue_t *queue)
20 {
21
      node_t *node = lsl_malloc_noreuse(sizeof(node_t));
22
      node->next = 0;
23
      queue->head = queue->tail = node;
```

```
24 }
25
26
   void enqueue(queue_t *queue, value_t value)
    {
27
      node_t *node;
28
29
      node_t *tail;
30
      node_t *next;
31
      node = lsl_malloc_noreuse(sizeof(node_t));
32
33
      node->value = value;
34
      node->next = 0;
      lsl_fence("store-store"); /* trace3 */
35
      while (true) {
36
37
        tail = queue->tail;
38
        lsl_fence("data-dependent-loads"); /* trace9 */
39
        next = tail->next;
        lsl_fence("load-load"); /* trace7 */
40
        if (tail == queue->tail)
41
          if (next == 0) {
42
43
            if (lsl_cas_64(&tail->next, next, node))
44
              break;
          } else
45
46
            lsl_cas_ptr(&queue->tail, tail, next);
47
      }
      lsl_fence("store-store"); /* trace5 */
48
49
      lsl_cas_ptr(&queue->tail, tail, node);
50
   }
51
    boolean_t dequeue(queue_t *queue, value_t *pvalue)
52
53
    {
54
      node_t *head;
55
      node_t *tail;
56
      node_t *next;
57
```

```
while (true) {
58
59
        head = queue->head;
60
        lsl_fence("load-load"); /* trace6 */
61
        tail = queue->tail;
        lsl_fence("load-load"); /* trace1 */
62
63
        next = head->next;
        lsl_fence("load-load"); /* trace8 */
64
        if (head == queue->head) {
65
          if (head == tail) {
            if (next == 0)
67
              return false;
68
69
            lsl_cas_ptr(&queue->tail, tail, next);
          } else {
70
            *pvalue = next->value;
71
72
            if (lsl_cas_ptr(&queue->head, head, next))
73
              break;
          }
74
75
        }
76
77
      lsl_free_noreuse(head);
78
      return true;
79 }
```

# B.4 Nonblocking List-Based Set (harris)

```
1 #include "lsl_protos.h"
2
3 /* ---- data types ---- */
4
5 /* data values */
6 typedef int value_t;
7
8 /* marked pointers */
9 typedef void *mpointer_t;
```

```
10
    typedef struct node {
11
12
      mpointer_t next;
13
      value_t key;
    } node_t;
14
15
16
    typedef struct list {
17
      mpointer_t head;
18
      mpointer_t tail;
19
    } list_t;
20
21
    /* ---- constructor & accessors for marked pointers---- */
23
24
    inline mpointer_t lsl_make_mpointer(node_t *ptr, boolean_t marked) {
25
      return (void*) (((ptrdiff_t) ptr) | marked);
   }
26
    inline node_t *lsl_get_mpointer_ptr(mpointer_t mpointer) {
27
      return (node_t *) ((((ptrdiff_t) mpointer) >> 1) << 1);</pre>
28
29
   }
30
    inline boolean_t lsl_get_mpointer_marked(mpointer_t mpointer) {
31
      return ((ptrdiff_t) mpointer) & 0x1;
32
    inline mpointer_t lsl_set_mpointer_ptr(mpointer_t mpointer, node_t *ptr) {
33
34
      return (void*) (((ptrdiff_t) ptr) | (((ptrdiff_t) mpointer) & 0x1));
35
    }
36
    inline mpointer_t lsl_set_mpointer_marked(mpointer_t mpointer,
37
                                                               boolean_t marked){
      return (void*) ((((ptrdiff_t) mpointer >> 1) << 1) | marked);</pre>
38
39
   }
40
41
   /* ---- operations ---- */
43
```

```
void init(list_t *list, value_t sentinel_min_value,
44
45
                                                     value_t sentinel_max_value)
46 {
47
      node_t *node;
48
      node = lsl_malloc_noreuse(sizeof(node_t));
49
50
      node->next = lsl_make_mpointer(0, false);
51
      node->key = sentinel_max_value;
52
      list->tail = lsl_make_mpointer(node, false);
      node = lsl_malloc_noreuse(sizeof(node_t));
53
54
      node->next = list->tail;
55
      node->key = sentinel_min_value;
56
      list->head = lsl_make_mpointer(node, false);
57 }
58
59
    mpointer_t search(list_t *list, value_t search_key,
60
                      mpointer_t *l_node, boolean_t allow_retries)
61
   {
62
      mpointer_t l_node_next, r_node, t, t_next;
63
64
      do {
65
        t = list->head;
66
        t_next = lsl_get_mpointer_ptr(list->head)->next;
67
        /* 1 : find l_node and r_node */
68
69
        do {
70
          if (! lsl_get_mpointer_marked(t_next)) {
71
            *l_node = t;
72
            l_node_next = t_next;
73
          }
74
          t = lsl_set_mpointer_marked(t_next, false);
75
          if (t == list->tail)
76
            break;
77
          lsl_fence("data-dependent-loads"); /* trace2 */
```

```
78
           t_next = lsl_get_mpointer_ptr(t)->next;
 79
         } while ( lsl_get_mpointer_marked(t_next) ||
 80
                    (lsl_get_mpointer_ptr(t)->key < search_key)); /* B1 */</pre>
 81
         r_node = t;
         lsl_fence("data-dependent-loads"); /* trace1 */
 82
 83
         /* 2 : check nodes are adjacent */
 84
 85
         if (l_node_next == r_node)
 86
           if ((r_node != list->tail) && lsl_get_mpointer_marked(
 87
                                         lsl_get_mpointer_ptr(r_node)->next)) {
 88
             lsl_assume(allow_retries);
 89
             continue; /* G1 */
           }
 90
 91
           else
             return r_node; /* R1 */
 92
 93
 94
         /* 3 : Remove one or more marked nodes */
         if (lsl_cas_ptr (&(lsl_get_mpointer_ptr(*l_node)->next),
 95
                                                  l_node_next, r_node)) /* C1 */
 96
           if ((r_node != list->tail) && lsl_get_mpointer_marked(
 97
 98
                                         lsl_get_mpointer_ptr(r_node)->next)) {
 99
             lsl_fence("aliased-loads"); /* trace4 */
100
             continue; /* G2 */
           }
101
           else
102
103
             return r_node; /* R2 */
104
105
       } while (true); /* B2 */
    }
106
107
108
     boolean_t contains(list_t *list,
109
                                   value_t search_key, boolean_t allow_retries)
110
     {
111
       mpointer_t r_node, l_node;
```

```
112
113
       r_node = search(list, search_key, &l_node, allow_retries);
114
       if ((r_node == list->tail)
115
           || (lsl_get_mpointer_ptr(r_node)->key != search_key))
         return false;
116
117
       else
118
         return true;
    }
119
120
121
     boolean_t add(list_t *list, value_t key, boolean_t allow_retries)
122
     {
123
       mpointer_t n_node, r_node, l_node;
124
       n_node = lsl_make_mpointer(lsl_malloc_noreuse(sizeof(node_t)), false);
125
126
       (lsl_get_mpointer_ptr(n_node))->key = key;
127
128
       do {
         r_node = search(list, key, &l_node, allow_retries);
129
130
         if ((r_node != list->tail)
131
             && (lsl_get_mpointer_ptr(r_node)->key == key)) /*T1*/
132
           return false;
133
         lsl_get_mpointer_ptr(n_node) -> next = r_node;
         lsl_fence("store-store"); /* trace3 */
134
135
         if (lsl_cas_ptr(
                  &(lsl_get_mpointer_ptr(l_node)->next), r_node, n_node)) /*C2*/
136
137
           return true;
138
         lsl_assume(allow_retries);
139
         lsl_fence("aliased-loads"); /* trace4 */
       } while(true); /*B3*/
140
141
    }
142
     boolean_t remove(list_t *list, value_t search_key, boolean_t allow_retries)
143
144
     {
145
       mpointer_t r_node, r_node_next, l_node;
```

```
146
       do {
147
148
         r_node = search(list, search_key, &l_node, allow_retries);
149
         if ((r_node == list->tail)
             || (lsl_get_mpointer_ptr(r_node)->key != search_key)) /*T1*/
150
151
           return false;
152
         r_node_next = lsl_get_mpointer_ptr(r_node)->next;
         if (! lsl_get_mpointer_marked(r_node_next))
153
           if (lsl_cas_ptr( &(lsl_get_mpointer_ptr(r_node)->next),
154
                r_node_next, lsl_set_mpointer_marked(r_node_next, true))) /*C3*/
155
156
             break;
157
         lsl_assume(allow_retries);
         lsl_fence("aliased-loads"); /* trace4 */
158
       } while (true); /*B4*/
159
160
161
       if (allow_retries) {
162
         if (! lsl_cas_ptr(&(lsl_get_mpointer_ptr(l_node)->next),
                                                     r_node, r_node_next)) /*C4*/
163
164
           r_node = search (list, lsl_get_mpointer_ptr(r_node)->key,
165
                                                          &l_node, allow_retries);
166
       }
167
       return true;
168
169
170
```

### B.5 Lazy List-Based Set (lazylist)

```
1 #include "lsl_protos.h"
2
3 /* ---- data types ---- */
4
5 /* data values */
6 typedef int value_t;
```

```
7
 8
    typedef struct node {
 9
      struct node *next;
10
      value_t key;
      lsl_lock_t lock;
11
12
      boolean_t marked;
13
   } node_t;
14
15
   typedef struct list {
      node_t *head;
16
      node_t *tail;
17
19
    /* ---- operations for list ---- */
20
21
22 void init(list_t *list, int sentinel_min_value, int sentinel_max_value)
23 {
      node_t *node;
24
25
      node = lsl_malloc_noreuse(sizeof(node_t));
26
      node \rightarrow next = 0;
27
      node->key = sentinel_max_value;
      node->marked = false; /* trace1 */
28
29
      lsl_initlock(&node->lock);
30
      list->tail = node;
      node = lsl_malloc_noreuse(sizeof(node_t));
31
32
      node->next = list->tail;
33
      node->key = sentinel_min_value;
34
      node->marked = false; /* trace1 */
35
      lsl_initlock(&node->lock);
      list->head = node;
36
37 }
38
    boolean_t contains(list_t *list, value_t key, boolean_t allow_retries) {
39
40
      node_t *curr;
```

```
41
42
      curr = list->head;
43
      while(curr->key < key) {</pre>
44
        curr = curr->next;
        lsl_fence("data-dependent-loads"); /* trace5 */
45
      }
46
47
      if (curr->key == key && !curr->marked)
48
        return true;
49
      else
        return false;
50
   }
51
52
    void locate(list_t *list, value_t key, node_t **left,
54
                node_t **right, boolean_t allow_retries) {
55
      node_t *pred;
56
      node_t *curr;
57
58
      while (1) {
59
        pred = list->head;
        curr = pred->next;
60
61
        lsl_fence("data-dependent-loads"); /* trace2 */
        while(curr->key < key) {</pre>
62
63
          pred = curr;
64
          curr = curr->next;
          lsl_fence("data-dependent-loads"); /* trace6 */
65
        }
66
        lsl_lock(&pred->lock);
67
68
        lsl_lock(&curr->lock);
        if (! pred->marked
69
70
             && (! curr->marked)
71
             && (pred->next == curr)) {
72
          *left = pred;
73
          *right = curr;
74
          return;
```

```
}
75
76
         lsl_assume(allow_retries);
77
         lsl_unlock(&pred->lock);
         lsl_unlock(&curr->lock);
78
       }
79
    }
80
81
     boolean_t add(list_t *list, value_t key, boolean_t allow_retries) {
82
83
       node_t *pred;
       node_t *curr;
84
85
       node_t *entry;
86
       boolean_t res;
87
       locate(list, key, &pred, &curr, allow_retries);
88
89
       if (curr->key != key) {
90
         entry = lsl_malloc_noreuse(sizeof(node_t));
91
         entry->key = key;
92
         entry->next = curr;
         entry->marked = false; /* trace1 */
93
         lsl_initlock(&entry->lock); /* trace4 */
94
95
         lsl_fence("store-store"); /* trace3 */
96
         pred->next = entry;
97
         res = true;
98
       } else
         res = false;
99
100
       lsl_unlock(&pred->lock);
       lsl_unlock(&curr->lock);
101
102
       return res;
103 }
104
105
     boolean_t remove(list_t *list, value_t key, boolean_t allow_retries) {
106
       node_t *pred;
107
       node_t *curr;
108
       node_t *entry;
```

```
109
       boolean_t res;
110
111
       locate(list, key, &pred, &curr, allow_retries);
       if (curr->key == key) {
112
113
         curr->marked = true;
114
         entry = curr->next;
115
         pred->next = entry;
116
         res = true;
117
       } else
         res = false;
118
       lsl_unlock(&pred->lock);
119
120
       lsl_unlock(&curr->lock);
121
       return res;
122 }
```

## B.6 Snark Deque (snark)

This is the code for the (corrected) snark deque [17].

```
#include "lsl_protos.h"
 2
    /* data values */
    typedef int value_t; // positive number (-1 reserved for special value)
    #define CLAIMED -1
 6
    /* node objects */
    typedef struct node {
 8
 9
      struct node *R;
      struct node *L;
10
      value_t V;
11
12
    } node_t;
13
    /* deque objects */
14
    typedef struct deque {
```

```
16
      node_t *Dummy;
17
      node_t *LeftHat;
18
      node_t *RightHat;
19
    } deque_t;
20
21
    /* ---- operations for deque ---- */
22
23
   void init_deque(deque_t *deque)
24
25
      node_t *dummy = lsl_malloc_noreuse(sizeof(node_t));
26
      dummy -> L = dummy -> R = dummy;
27
      deque->Dummy = dummy;
28
      deque->LeftHat = dummy;
29
      deque->RightHat = dummy;
30
   }
31
32
    void push_right(deque_t *deque, value_t value, boolean_t allow_retries)
    {
33
34
      node_t *nd, *rh, *rhR, *lh;
35
36
      nd = lsl_malloc_noreuse(sizeof(node_t));
37
      nd->R = deque->Dummy;
38
      nd->V = value;
      while (true) {
39
        rh = deque->RightHat;
40
41
        lsl_fence("data-dependent-loads"); /* trace3 */
        rhR = rh->R;
42
43
        if (rhR == rh) {
          nd->L = deque->Dummy;
44
          lh = deque->LeftHat;
45
46
          lsl_fence("store-store"); /* trace4 */
47
          lsl_fence("aliased-loads"); /* trace10 */
48
          if (lsl_dcas_ptr(&(deque->RightHat),
                                     &(deque->LeftHat), rh, lh, nd, nd)) /* A */
49
```

```
50
            return;
        } else {
51
52
          nd \rightarrow L = rh;
          lsl_fence("store-store"); /* trace6 */
53
          if (lsl_dcas_ptr(&(deque->RightHat),
54
                                              &(rh->R), rh, rhR, nd, nd)) /* B */
55
56
            return;
        }
57
58
        lsl_assume(allow_retries);
        lsl_fence("aliased-loads"); /* trace9 */
59
60
      }
61
    }
62
    void push_left(deque_t *deque, value_t value, boolean_t allow_retries)
64
    {
65
      node_t *nd, *lh, *lhL, *rh;
66
67
      nd = lsl_malloc_noreuse(sizeof(node_t));
68
      nd->L = deque->Dummy;
      nd \rightarrow V = value;
69
70
      while (true) {
71
        lh = deque->LeftHat;
72
        lsl_fence("data-dependent-loads"); /* trace3 */
73
        lhL = lh->L;
74
        if (lhL == lh) {
75
          nd->R = deque->Dummy;
76
          rh = deque->RightHat;
77
          lsl_fence("store-store"); /* trace4 */
          lsl_fence("aliased-loads"); /* trace10 */
78
79
          if (lsl_dcas_ptr(&(deque->LeftHat),
80
                                    &(deque->RightHat), lh, rh, nd, nd)) /* A' */
81
            return;
82
        } else {
          nd->R = 1h;
83
```

```
lsl_fence("store-store"); /* trace6 */
 84
 85
           if (lsl_dcas_ptr(&(deque->LeftHat),
 86
                                             &(lh->L), lh, lhL, nd, nd)) /* B' */
 87
             return;
         }
 88
         lsl_assume(allow_retries);
 89
 90
         lsl_fence("aliased-loads"); /* trace9 */
       }
 91
    }
 92
 93
 94
     boolean_t pop_right(deque_t *deque, value_t *value,
 95
                                                        boolean_t allow_retries) {
 96
       node_t *rh, *rhL;
       value_t result;
 97
       while(true) {
 98
 99
         rh = deque->RightHat;
100
         lsl_fence("data-dependent-loads"); /* trace5 */
101
         rhL = rh->L;
         if (rh->R == rh) {
102
           lsl_fence("load-load"); /* trace7 */
103
104
           if (deque->RightHat == rh)
             return false;
105
106
         } else {
           if (lsl_dcas_ptr(&(deque->RightHat),
107
                                                &(rh->L), rh, rhL, rhL, rh)) {/*D*/
108
             result = rh->V;
109
             if (result != CLAIMED) {
110
               if (lsl_cas_ptr(&(rh->V), result, CLAIMED)) {
111
112
                 rh->R = deque->Dummy;
                 *value = result;
113
114
                 return true;
               } else
115
116
                 return false;
             } else
117
```

```
118
               return false;
           }
119
120
         }
121
         lsl_assume(allow_retries);
122
         lsl_fence("aliased-loads"); /* trace8 */
       }
123
124
    }
125
126
     boolean_t pop_left(deque_t *deque,
127
                                value_t *value, boolean_t allow_retries) {
128
       node_t *lh, *lhR;
129
       value_t result;
       while(true) {
130
         lh = deque->LeftHat;
131
132
         lsl_fence("data-dependent-loads"); /* trace5 */
133
         1hR = 1h->R;
         if (1h\rightarrow L == 1h) {
134
135
           lsl_fence("load-load"); /* trace7 */
           if (deque->LeftHat == lh)
136
137
             return false;
138
         } else {
           if (lsl_dcas_ptr(&(deque->LeftHat),
139
140
                                            &(lh->R), lh, lhR, lhR, lh)) {/*D*/
             result = lh->V;
141
             if (result != CLAIMED) {
142
143
                if (lsl_cas_ptr(&(lh->V), result, CLAIMED)) {
144
                  lh->L = deque->Dummy;
145
                  *value = result;
                  return true;
146
147
               } else
148
                  return false;
149
             } else
150
               return false;
151
           }
```

```
152  }
153    lsl_assume(allow_retries);
154    lsl_fence("aliased-loads"); /* trace8 */
155  }
156  }
157
158
```

## B.7 Harnesses

These files serve to connect the test definitions (Table 8.2) to the source code that implements the operations.

```
/* ---- harness for queue ---- */
 4
    queue_t queue;
 6
    void i()
 7
 8
      init_queue(&queue);
 9
    }
10
   void e()
11
12
   {
13
      value_t val = lsl_nondet(0, 1);
      lsl_observe_label("enqueue");
14
15
      lsl_observe_input("val", val);
16
      enqueue(&queue, val);
   }
17
    void d()
    {
19
20
      boolean_t res;
21
      value_t val;
22
      lsl_observe_label("dequeue");
      res = dequeue(&queue, &val);
23
```

```
24
      lsl_observe_output("res", res);
25
      if (res)
26
        lsl_observe_output("val", val);
27 }
   /* ---- harness for set ---- */
 4
    list_t list; /* use global variable for list object */
 5
 6
 7 #define sentinel_min_value 0
 8 #define min_value
   #define max_value
10 #define sentinel_max_value 4
11
12 void i() {
      init(&list, sentinel_min_value, sentinel_max_value);
14 }
15
16 void c()
17 {
      value_t val;
18
19
      boolean_t result;
20
      val = lsl_nondet(min_value, max_value);
21
      lsl_observe_label("contains");
22
      lsl_observe_input("val", val);
23
      result = contains(&list, val, true);
      lsl_observe_output("result", result);
24
25 }
26 void a()
27
      value_t val;
28
29
      boolean_t result;
30
      val = lsl_nondet(min_value, max_value);
      lsl_observe_label("add");
31
32
      lsl_observe_input("val", val);
```

```
result = add(&list, val, true);
33
34
      lsl_observe_output("result", result);
35 }
36 void r()
37 {
      value_t val;
38
39
      boolean_t result;
40
      val = lsl_nondet(min_value, max_value);
      lsl_observe_label("remove");
41
42
      lsl_observe_input("val", val);
43
      result = remove(&list, val, true);
44
      lsl_observe_output("result", result);
45
   }
46 void c_n()
47
   {
48
      value_t val;
49
      boolean_t result;
50
      val = lsl_nondet(min_value, max_value);
      lsl_observe_label("contains");
51
52
      lsl_observe_input("val", val);
53
      result = contains(&list, val, false);
54
      lsl_observe_output("result", result);
55 }
56 void a_n()
57 {
58
      value_t val;
59
      boolean_t result;
60
      val = lsl_nondet(min_value, max_value);
      lsl_observe_label("add");
61
62
      lsl_observe_input("val", val);
63
      result = add(&list, val, false);
64
      lsl_observe_output("result", result);
   }
65
66 void r_n()
```

```
67 {
68
      value_t val;
69
      boolean_t result;
      val = lsl_nondet(min_value, max_value);
70
71
      lsl_observe_label("remove");
72
      lsl_observe_input("val", val);
73
      result = remove(&list, val, false);
74
      lsl_observe_output("result", result);
75 }
   /* ---- harness for deque ---- */
 3
 4
    deque_t deque; /* use global variable for deque object */
 5
 6
    void init()
 7
 8
    {
      init_deque(&deque);
 9
10
   }
   void pushL()
11
12
13
      value_t val = lsl_nondet(0, 1);
14
      lsl_observe_label("pushleft");
15
      lsl_observe_input("value", val);
      push_left(&deque, val, true);
16
17
   }
   void pushR()
18
19
   {
      value_t val = lsl_nondet(0, 1);
20
21
      lsl_observe_label("pushright");
      lsl_observe_input("value", val);
22
23
      push_right(&deque, val, true);
24
   }
25
    void popL()
26
27
      boolean_t res;
```

```
28
      value_t val;
29
      lsl_observe_label("popleft");
30
      res = pop_left(&deque, &val, true);
31
      lsl_observe_output("nonempty", res);
32
      if (res)
33
        lsl_observe_output("value", val);
34
   }
    void popR()
35
36
37
      boolean_t res;
38
      value_t val;
39
      lsl_observe_label("popright");
40
      res = pop_right(&deque, &val, true);
      lsl_observe_output("nonempty", res);
41
42
      if (res)
43
        lsl_observe_output("value", val);
44
   }
    void pushL_n()
45
46
47
      value_t val = lsl_nondet(0, 1);
48
      lsl_observe_label("pushleft");
      lsl_observe_input("value", val);
49
50
      push_left(&deque, val, false);
   }
51
52
    void pushR_n()
53
   {
54
      value_t val = lsl_nondet(0, 1);
55
      lsl_observe_label("pushright");
      lsl_observe_input("value", val);
56
57
      push_right(&deque, val, false);
   }
58
    void popL_n()
59
    {
60
61
      boolean_t res;
```

```
62
      value_t val;
63
      lsl_observe_label("popleft");
64
      res = pop_left(&deque, &val, false);
65
      lsl_observe_output("nonempty", res);
      if (res)
66
67
        lsl_observe_output("value", val);
68 }
69 void popR_n()
70 {
      boolean_t res;
71
72
      value_t val;
73
      lsl_observe_label("popright");
74
      res = pop_right(&deque, &val, false);
75
      lsl_observe_output("nonempty", res);
76
      if (res)
77
        lsl_observe_output("value", val);
78 }
79
```

## **Bibliography**

- [1] M. Abadi, C. Flanagan, and S. Freund. Types for safe locking: Static race detection for Java. *ACM Trans. Program. Lang. Syst.*, 28(2):207–255, 2006.
- [2] S. Adve and K. Gharachorloo. Shared memory consistency models: a tutorial. Computer, 29(12):66–76, 1996.
- [3] R. Alur, K. McMillan, and D. Peled. Model-checking of correctness conditions for concurrent objects. In *Logic in Computer Science (LICS)*, pages 219–228, 1996.
- [4] J. H. Anderson and M. Moir. Universal constructions for multi-object operations. In *Principles of Distributed Computing (PODC)*, pages 184–193, New York, NY, USA, 1995. ACM Press.
- [5] H. Attiya and J. Welch. Sequential consistency versus linearizability (extended abstract). In Symposium on Parallel Algorithms and Architectures (SPAA), pages 304–315, 1991.
- [6] S. Blazy, Z. Dargaye, and X. Leroy. Formal verification of a c compiler front-end. In *Formal Methods (FM)*, LNCS 4085, pages 460–475. Springer, 2006.
- [7] H.-J. Boehm. Threads cannot be implemented as a library. In *Programming Language Design and Implementation (PLDI)*, pages 261–268, 2005.

- [8] S. Burckhardt, R. Alur, and M. Martin. Bounded verification of concurrent data types on relaxed memory models: A case study. In *Computer-Aided Verification* (CAV), LNCS 4144, pages 489–502. Springer, 2006.
- [9] S. Burckhardt, R. Alur, and M. Martin. CheckFence: Checking consistency of concurrent data types on relaxed memory models. In *Programming Language Design and Implementation (PLDI)*, pages 12–21, 2007.
- [10] E. Clarke, D. Kroening, and F. Lerda. A tool for checking ANSI-C programs. In Tools and Algorithms for the Construction and Analysis of Systems (TACAS), LNCS 2988, pages 168–176. Springer, 2004.
- [11] W. W. Collier. Reasoning about parallel architectures. Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 1992.
- [12] R. Colvin, L. Groves, V. Luchangco, and M. Moir. Formal verification of a lazy concurrent list-based set algorithm. In *Computer-Aided Verification (CAV)*, LNCS 4144, pages 475–488. Springer, 2006.
- [13] Compaq Computer Corporation. Alpha Architecture Reference Manual, 4th edition, January 2002.
- [14] D. Detlefs, C. Flood, A. Garthwaite, P. Martin, N. Shavit, and G. Steele. Even better DCAS-based concurrent deques. In *Conference on Distributed Computing* (DISC), LNCS 1914, pages 59–73. Springer, 2000.
- [15] D. Detlefs, R. Leino, G. Nelson, and J. Saxe. Extended static checking. Technical Report 159, Compaq Systems Research Center, 1998.
- [16] D. Dill, S. Park, and A. Nowatzyk. Formal specification of abstract memory models. In Symposium on Research on Integrated Systems, pages 38–52. MIT Press, 1993.

- [17] S. Doherty, D. Detlefs, L. Grove, C. Flood, V. Luchangco, P. Martin, M. Moir, N. Shavit, and G. Steele. DCAS is not a silver bullet for nonblocking algorithm design. In *Symposium on Parallel Algorithms and Architectures (SPAA)*, pages 216–224, 2004.
- [18] T. Elmas, S. Tasiran, and S. Qadeer. VYRD: verifying concurrent programs by runtime refinement-violation detection. In *Programming Language Design and Implementation (PLDI)*, pages 27–37, 2005.
- [19] X. Fang, J. Lee, and S. Midkiff. Automatic fence insertion for shared memory multiprocessing. In *International Conference on Supercomputing (ICS)*, pages 285–294, 2003.
- [20] C. Flanagan and S. Freund. Type-based race detection for Java. In *Programming Language Design and Implementation (PLDI)*, pages 219–232, 2000.
- [21] K. Fraser. lock-free-lib.tar.gz. http://www.cl.cam.ac.uk/Research/SRG/ netos/lock-free/.
- [22] K. Fraser. Practical Lock-Freedom. PhD thesis, University of Cambridge, 2004.
- [23] K. Fraser and T. Harris. Concurrent programming without locks. *ACM Trans. Comput. Syst.*, 25(2):5, 2007.
- [24] B. Frey. PowerPC Architecture Book v2.02. International Business Machines Corporation, 2005.
- [25] H. Gao and W. Hesslink. A formal reduction for lock-free parallel algorithms. In Computer-Aided Verification (CAV), LNCS 3114, pages 44–56. Springer, 2004.
- [26] K. Gharachorloo. Memory Consistency Models for Shared-Memory Multiprocessors. PhD thesis, University of Utah, 2005.

- [27] G. Gopalakrishnan, Y. Yang, and H. Sivaraj. QB or not QB: An efficient execution verification tool for memory orderings. In *Computer-Aided Verification* (CAV), LNCS 3114, pages 401–413, 2004.
- [28] T. Harris. A pragmatic implementation of non-blocking linked-lists. In Conference on Distributed Computing (DISC), LNCS 2180, pages 300–314. Springer, 2001.
- [29] T. Harris, K. Fraser, and I. Pratt. A practical multi-word compare-and-swap operation. In *Conference on Distributed Computing (DISC)*, LNCS 2508, pages 265–279. Springer, 2002.
- [30] S. Heller, M. Herlihy, V. Luchangco, M. Moir, W. Scherer, and N. Shavit. A lazy concurrent list-based set algorithm. In *Principles of Distributed Systems* (OPODIS), 2005.
- [31] T. Henzinger, R. Jhala, and R. Majumdar. Race checking by context inference. In *Programming language design and implementation (PLDI)*, pages 1–13, 2004.
- [32] M. Herlihy. Wait-free synchronization. *ACM Trans. Program. Lang. Syst.*, 13(1):124–149, 1991.
- [33] M. Herlihy. A methodology for implementing highly concurrent data objects. ACM Trans. Program. Lang. Syst., 15(5):745–770, 1993.
- [34] M. Herlihy and J. Moss. Transactional memory: architectural support for lock-free data structures. In *International Symposium on Computer Architecture* (ISCA), pages 289–300, New York, NY, USA, 1993.
- [35] M. Herlihy and J. Wing. Linearizability: a correctness condition for concurrent objects. *ACM Trans. Program. Lang. Syst.*, 12(3):463–492, 1990.
- [36] T. Huynh and A. Roychoudhury. A memory model sensitive checker for C#. In Formal Methods (FM), LNCS 4085, pages 476–491. Springer, 2006.

- [37] Intel Corporation. A Formal Specification of the Intel Itanium Processor Family Memory Ordering, October 2002.
- [38] Intel Corporation. Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, November 2006.
- [39] Intel Corporation. Intel Itanium Architecture Software Developer's Manual, Book 2, rev. 2.2, January 2006.
- [40] Intel Corporation. Intel Threading Building Blocks, September 2006.
- [41] International Business Machines Corporation. z/Architecture Principles of Operation, first edition, December 2000.
- [42] D. Jackson and M. Vaziri. Finding bugs with a constraint solver. In *International Symposium on Software Testing and Analysis*, pages 14–25, 2000.
- [43] B. Jacobs, J. Smans, F. Piessens, and W. Schulte. A simple sequential reasoning approach for sound modular verification of mainstream multithreaded programs. In TV'06 Workshop, Federated Logic Conference (FLoC), pages 66–77, 2006.
- [44] L. Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. *IEEE Trans. Comp.*, C-28(9):690–691, 1979.
- [45] L. Lamport. Checking a multithreaded algorithm with +CAL. In *Conference on Distributed Computing (DISC)*, LNCS 4167, pages 151–163. Springer, 2006.
- [46] D. Lea. The java.util.concurrent synchronizer framework. In *PODC Workshop* on Concurrency and Synchronization in Java Programs (CSJP), 2004.
- [47] R. Leino, J. Saxe, and R. Stata. Checking java programs via guarded commands. Technical Report 1999-002, Compaq Systems Research Center, 1999.
- [48] X. Leroy. Formal certification of a compiler back-end. In *Principles of Program-ming Languages (POPL)*, pages 42–54, 2006.

- [49] V. Luchangco. Personal communications, October 2006.
- [50] J. Manson, W. Pugh, and S. Adve. The Java memory model. In Principles of Programming Languages (POPL), pages 378–391, 2005.
- [51] M. Martin, D. Sorin, H. Cain, M. Hill, and M. Lipasti. Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing. In *International Symposium on Microarchitecture (MICRO)*, pages 328–337, 2001.
- [52] M. Michael. Scalable lock-free dynamic memory allocation. In *Programming Language Design and Implementation (PLDI)*, pages 35–46, 2004.
- [53] M. Michael and M. Scott. Correction of a memory management method for lock-free data structures. Technical Report TR599, University of Rochester, 1995.
- [54] M. Michael and M. Scott. Simple, fast, and practical non-blocking and blocking concurrent queue algorithms. In *Principles of Distributed Computing (PODC)*, pages 267–275, 1996.
- [55] M. Moir. Practical implementations of non-blocking synchronization primitives. In *Principles of distributed computing (PODC)*, pages 219–228, 1997.
- [56] M. Moskewicz, C. Madigan, Y. Zhao, L. Zhang, and S. Malik. Chaff: Engineering an efficient SAT solver. In *Design Automation Conference (DAC)*, pages 530–535, 2001.
- [57] M. Naik, A. Aiken, and J. Whaley. Effective static race detection for Java. In Programming Language Design and Implementation (PLDI), pages 308–319, 2006.

- [58] G. Necula, S. McPeak, S. Rahul, and W. Weimer. CIL: Intermediate language and tools for analysis and transformation of C programs. In Conf. on Compiler Constr. (CC), 2002.
- [59] S. Owre, J. Rushby, , and N. Shankar. PVS: A prototype verification system. In D. Kapur, editor, Conference on Automated Deduction (CADE), volume 607 of Lecture Notes in Artificial Intelligence, pages 748–752, Saratoga, NY, jun 1992. Springer-Verlag.
- [60] S. Park and D. L. Dill. An executable specification, analyzer and verifier for RMO (relaxed memory order). In Symposium on Parallel Algorithms and Architectures (SPAA), pages 34–41, 1995.
- [61] P. Pratikakis, J. Foster, and M. Hicks. LOCKSMITH: context-sensitive correlation analysis for race detection. In *Programming Language Design and Implementation (PLDI)*, pages 320–331, 2006.
- [62] I. Rabinovitz and O. Grumberg. Bounded model checking of concurrent programs. In Computer-Aided Verification (CAV), LNCS 3576, pages 82–97. Springer, 2005.
- [63] S. Savage, M. Burrows, G. Nelson, P. Sobalvarro, and T. Anderson. Eraser: A dynamic data race detector for multithreaded programs. ACM Trans. Comp. Sys., 15(4):391–411, 1997.
- [64] D. Shasha and M. Snir. Efficient and correct execution of parallel programs that share memory. *ACM Trans. Program. Lang. Syst.*, 10(2):282–312, 1988.
- [65] R. Steinke and G. Nutt. A unified theory of shared memory consistency. J. ACM, 51(5):800–849, 2004.
- [66] H. Sundell and P. Tsigas. Fast and lock-free concurrent priority queues for multi-thread systems. *J. Parallel Distrib. Comput.*, 65(5):609–627, 2005.

- [67] H. Sutter and J. Larus. Software and the concurrency revolution. *ACM Queue*, 3(7):54–62, 2005.
- [68] S. Tasiran and S. Qadeer. Runtime refinement verification of concurrent data structures. In *Runtime Verification*, Electronic Notes in Theoretical Computer Science, 2004.
- [69] O. Trachsel, C. von Praun, and T. Gross. On the effectiveness of speculative and selective memory fences. In *International Parallel and Distributed Processing* Symposium (IPDPS), 2006.
- [70] V. Vafeiadis, M. Herlihy, T. Hoare, and M. Shapiro. Proving correctness of highly-concurrent linearisable objects. In *Principles and Practice of Parallel* Programming (PPoPP), pages 129–136, 2006.
- [71] C. von Praun, T. Cain, J. Choi, and K. Ryu. Conditional memory ordering. In International Symposium on Computer Architecture (ISCA), 2006.
- [72] D. Weaver and T. Germond, editors. The SPARC Architecture Manual Version9. PTR Prentice Hall, 1994.
- [73] M. Xu, R. Bodik, and M. Hill. A serializability violation detector for shared-memory server programs. In *Programming Language Design and Implementation (PLDI)*, 2005.
- [74] E. Yahav and M. Sagiv. Automatically verifying concurrent queue algorithms. Electr. Notes Theor. Comput. Sci., 89(3), 2003.
- [75] J. Y. Yang. Formalizing Shared Memory Consistency Models for Program Analysis. PhD thesis, University of Utah, 2005.
- [76] Y. Yang, G. Gopalakrishnan, and G. Lindstrom. Memory-model-sensitive data race analysis. In *International Conference on Formal Engineering Methods* (ICFEM), LNCS 3308, pages 30–45. Springer, 2004.

- [77] Y. Yang, G. Gopalakrishnan, and G. Lindstrom. Rigorous concurrency analysis of multithreaded programs. In *PODC Workshop on Concurrency and Synchronization in Java Programs (CSJP)*, 2004.
- [78] Y. Yang, G. Gopalakrishnan, G. Lindstrom, and K. Slind. Nemos: A framework for axiomatic and executable specifications of memory consistency models. In *International Parallel and Distributed Processing Symposium (IPDPS)*, 2004.