






	BSR<3:0>			Data Memory Ma	p	When a = o: The BSR is ignored and the
Data Memory	= 0000	Bank 0	00h FFh	Access RAM GPR	000h 05Fh \ 060h 0FFh	Access Bank is used. The first 128 bytes are general purpose RAM
	= 0001	Bank 1	00h FFh	GPR	100h	(from Bank 0). The second 128 bytes are Special Function Registers
	= 0010	Bank 2	00h	GPR	200h	(from Bank 15). When a = 1:
 Memory layout 	= 0011	Bank 3	FFh 00h	GPR	2FFh 300h	The BSR specifies the Bank used by the instruction.
 Instructions in the PIC18 are limited to 16 bits. 	= 0100	Bank 4	FFh 00h FFh	GPR	3FFh 400h 4FFh	
• To address the whole	= 0101	Bank 5	00h	GPR	500h	
area you would need 12 bit => too many.	= 0110	Bank 6	FFh 00h FFh	GPR	5FFh 600h 6FFh	Access Bank
o Memory is split into 256B	= 0111	Bank 7	00h	GPR	700h	Access RAM Low 5Fh
banks. Only one is active.	= 1000	Bank 8	00h	GPR	800h	Access RAM High (SFRs) FFh
 Register types 	= 1001	Bank 9	FFh 00h	GPR	8FFh 900h	
o General-purpose	= 1010	Bank 10	FFh 00h	GPR	9FFh A00h	/
registers (GPR)	= 1011	Bank 11	FFh 00h	GPR	AFFh B00h	
 Special function registers (SFR) 	= 1100	Bank 12	FFh	GPR	BFFh C00h	
	= 1101	Bank 13	FFh 00h	CAN SFRs	CFFh D00h	/
 SFR control the MCU and the peripherals. 	= 1110	Bank 14		CAN SFRs	DFFh E00h	
CSE480/CIS700	= 1111	Bank 15	FFh 00h FFh	CAN SFRs SFR	EFFh F00h F5Fh F60h / FFFh	/







































		ker File			
ІТВРАТН .					
FILES c018	i.o				
FILES clib					
FILES p18f	8720.lib				
CODEPAGE	NAME=vectors	START=0x0	END=0x29	PROTECTED	
CODEPAGE	NAME=page	START=0x2A	END=0x1FFFF		
CODEPAGE	NAME=eeprom	START=0x20000	END=0x1FFFFF	PROTECTED	
CODEPAGE	NAME=idlocs	START=0x200000	END=0x200007	PROTECTED	
CODEPAGE	NAME=config	START=0x300000	END=0x30000D	PROTECTED	
CODEPAGE	NAME=devid	START=0x3FFFFE	END=0x3FFFFF	PROTECTED	
CODEPAGE	NAME=eedata	START=0xF00000	END=0xF003FF	PROTECTED	
ACCESSBANK	NAME=accessram	START=0x0	END=0x5F		
DATABANK	NAME=gpr0	START=0x60	END=0xFF		
DATABANK	NAME=gpr1	START=0x100	END=0x1FF		
DATABANK	NAME=gpr13	START=0xD00	END=0xDFF		
DATABANK	NAME=gpr14 NAME=accesssfr	START=0xE00 START=0xF60	END=0xEFF END=0xFFF	DDOWDOWDD	
ACCESSBANK	NAME=accesssir	START=0XF60	END=0xFFF	PROTECTED	
SECTION	NAME=CONFIG	ROM=config			
SECTION	NAME=STARTUP	ROM=vectors	// Reset and interrup	vectors	
SECTION	NAME=PROG	ROM=page	// main application co	ode space	
SECTION	NAME=INTHAND	ROM=eeprom	// Interrupt handlers		
SECTION	NAME=DATTBL	ROM=eeprom	// Data tables		
STACK SIZE	=0x100 RAM=gpr14				
CSE480/CIS700		0 0	Fischmeister		28















Туре	Size	Minimum	Maximum
char ^(1,2)	8 bits	-128	127
signed char	8 bits	-128	127
unsigned char	8 bits	0	255
int	16 bits	-32,768	32,767
unsigned int	16 bits	0	65,535
short	16 bits	-32,768	32,767
unsigned short	16 bits	0	65,535
short long	24 bits	-8,388,608	8,388,607
unsigned short long	24 bits	0	16,777,215
long	32 bits	-2,147,483,648	2,147,483,647
unsigned long	32 bits	0	4,294,967,295
Note 1: A plain <i>char</i> is signed 2: A plain <i>char</i> may be u	,	ult via the -k command-	line option.














<section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header>
















Inline Assem	nbly				
 An assembly section 	on starts with _ <i>asm</i> and ends with _	_endasm.			
	_asm nop _endasm				
 Useful for optimization and implanting explicit code in the program (e.g., for traces or benchmarks). Should be kept to a minimum, because it turns off compiler optimization. 					
CSE480/CIS700	S. Fischmeister	45			






























































CSE480/CIS700

S. Fischmeister

