The SAFE Machine

An Architecture for Pervasive Information Flow

Benjamin C. Pierce University of Pennsylvania

Computer Security Foundations June 28, 2013







expensive crossing between protection domains Single protection boundary (user/kernel)

Memory protection at process/page granularity

One culprit...

monolithic kernel design

Legacy design decisions embedded in the HW/SW ecosystem

macro instead of micro-kernels

manual memory management

raw seething bits

"uni-typed" semantics (pointer = integer = instructions) unchecked address arithmetic

"root" user

numeric issues (under/overflow, implicit promotion to unsigned, etc.)









Shown: Sumit Ray, Howard Reubenstein, Andrew Sutherland, Tom Knight, Olin Shivers, Benjamin Pierce, Ben Karel, Benoit Montagu, Jonathan Smith, Cătălin Hriţcu, Randy Pollack, André DeHon, Gregory Malecha, Basil Krikeles, Greg Sullivan, Greg Frazier, Tim Anderson, Bryan Loyall

Not shown: Greg Morrisett, Peter Trei, David Wittenberg, Amanda Strnad, Justin Slepak, David Darais, Robin Morisset, Chris White, Anna Gommerstadt, Marty Fahey, Tom Hawkins, Karl Fischer, Hillary Holloway, Andrew Kaluzniacki, Michael Greenberg, Andrew Tolmach, Antal Spector-Zabuski, Leonidas Lampropoulos, Tyler Brown, Ian Nightingale, Udit Dhawan, Albert Kwon, Jesse Tov, Arthur Azevedo de Amorim, Nathan Collins, Arun Thomas, Shannon Spires, ...

SAFE

• <u>Clean-slate redesign</u> of the entire system stack

- Hardware
- System software
- Programming languages

Support for <u>critical security primitives</u> at <u>all levels</u> (from hardware up)

- Memory safety
- Strong dynamic typing
- Information flow and access control

<u>Verification of key mechanisms</u> deeply integrated into design process



Why new hardware?

- Explore how to effectively spend hardware resources on security
- Reconsider traditional sources of complexity and vulnerability
- Remove compiler from TCB
 - (at least partly)
- Make security mechanisms available for writing low-level systems code

SAFE: OS level

"Zero-Kernel OS"

- OS services organized into a set of mutually suspicious components
- Goal: No "omniprivileged component"
- not part of today's story, but central to full SAFE design

ConcreteWare = runtime services for SAFE

- process management and scheduling
- storage allocation and GC
- virtualization of tagging hardware

Much more on this coming up...! ,

SAFE: Application level

- Breeze: A mostly functional, security-oriented language
- All type- and security checks are dynamic
 - Static typechecking \rightarrow dynamic contract checking
- Fine-grained: every value annotated with an IFC label
 - DC label model (cf. LIO system)
- Labels, principals, authorities are first class
- Labels are public
 - *bracketing* mechanism prevents flows through labels
 - ... and supports IFC-safe exception handling [Oakland S&P'13]
- Access control (clearance) á la Flume, Histar, etc.
- Erlang-style concurrency

Some Related Work...

Related Work: LIO

- Haskell library for dynamic IFC
 - Basis for the Stanford HAILS web framework

Similarities

- Purely dynamic IFC
- Same label model ("disjunction categories")
- Public labels
- ..

Differences

- Coarser-grained than SAFE
 - explicit "labeling nodes" in data structures
- Pure software approach

Related Work: RIFLE

- Soundly track user-specified IFC policies for unmodified binaries
 - Hardware-supported dynamic tracking of explicit flows
 - Binary rewriting to make implicit flows explicit
 - Heroic static analysis

hard (and assumes some compiler cooperation)

- Recent Coq formalization and proof of NI
 - for a simplified model

[Vachharajani et al., Micro '04] [Beringer, APLAS '12]

:00

Related Work: seL4

- Heroic machine-checked correctness proof for a real microkernel
- More recent: machine-checked proof of noninterference for a separation-kernel configuration
- Well-structured proof architecture yields huge reduction in verification effort
 - Prove NI for an abstract specification (for a deterministic notion of NI)
 - Prove refinement between spec and a concrete implementation

[Klein et al, '09] [Murray et al, '13]

Related Work: ARIES/TIARA

- Direct ancestors of SAFE
- ARIES proposed using a hardware rule cache to speed information-flow tracking
- TIARA proposed the idea of a Zero-Kernel Operating System and outlined a concrete architecture
- Paper designs
 - SAFE is the first concrete realization of these ideas

[Shrobe et al, '09] [Brown and Knight, '01] 15 Any questions?

(and formalized) A Formal Model of SAFE IFC

Arthur Azevedo de Amorim, Nathan Collins, André DeHon, Delphine Demange, Cătălin Hriţcu, David Pichardie, Benjamin C. Pierce, Randy Pollack, Andrew Tolmach

Simplifications

- Deterministic, single-threaded machine
- Conventional memory model
 - pointers are just integers
 - single kernel protection domain
- Stack instead of registers
- No downgrading, public labels, dynamic principal generation, ...
- No exception handling
 - security violation halts the whole machine
- One-line rule cache

Major

Minor

Outline

Abstract IFC Machine



Concrete Machine











Abstract Machine

Abstract Machine

Instruction memory (user)



Machine state

instr	::=	Output	Instructions output top of stack
		Sub	subtract
		$Push\ n$	push constant integer
		Load	indirect load from data memory
		Store	indirect store to data memory
		Jump	unconditional indirect jump
		Bnzn	conditional relative jump
		Call	indirect call
	ĺ	Ret	return

Abstract Machine



$$\mu_{1}(n) = \text{Sub}$$

$$\mu_{1}(n_{1}-n_{2})e(\underline{J}+\underline{J}_{p},\sigma] + eL_{pc}^{T} \rightarrow \underline{J}_{p}^{T} + eL_{pc}^{T} \rightarrow \underline{J}_{p}^{T} + eL_{pc}^{T} \rightarrow \underline{J}_{p}^{T} + eL_{pc}^{T} \rightarrow \underline{J}_{p}^{T} + eL_{pc}^{T} - \underline{J}_{p}^{T} + eL_{pc}^{T} +$$

$$\frac{\iota(n) = \operatorname{Sub}}{\mu \quad [n_1 \otimes L_1, n_2 \otimes L_2, \sigma] \quad n \otimes L_{pc} \quad \xrightarrow{\tau}}}$$

$$\frac{\iota(n) = \operatorname{Sub}}{\mu \quad [(n_1 \otimes L_1, n_2 \otimes L_2, \sigma] \quad n \otimes L_{pc} \quad \xrightarrow{\tau}}]$$

$$\frac{\mu(n) = \operatorname{Sub}}{\mu \quad [(n_1 - n_2) \otimes (L_1 \vee L_2), \sigma] \quad n + 1 \otimes L_{pc} \quad \xrightarrow{\tau}}]$$

$$\frac{\iota(n) = \operatorname{Store} \quad \mu(p) = k \otimes L_3 \quad L_1 \vee L_{pc} \leq L_3 \quad \underbrace{\mu(p) \leftarrow (m \otimes L_1 \vee L_2 \vee L_{pc}) = \mu'}_{\mu \quad [p \otimes L_1, m \otimes L_2, \sigma] \quad n \otimes L_{pc} \quad \xrightarrow{\tau} \mu'(\sigma) \quad n + 1 \otimes L_{pc}}$$

$$\frac{\iota(n) = \operatorname{Store} \quad \mu(p) = k \otimes L_3 \quad L_1 \vee L_{pc} \leq L_3 \quad \underbrace{\mu(p) \leftarrow (m \otimes L_1, \sigma] \quad n \otimes L_{pc} \quad \xrightarrow{\tau} \mu'(\sigma) \quad n + 1 \otimes L_{pc}}_{\mu \quad [n \otimes L_1, \sigma] \quad n \otimes L_{pc} \quad \xrightarrow{\tau} \mu'(\sigma) \quad n + 1 \otimes L_{pc}}$$

$$\frac{\iota(n) = \operatorname{Store} \quad \mu(n) = \operatorname{Store} \quad \mu(n) = \operatorname{Store} \quad \frac{\iota(n) = \operatorname{Store} \quad n' = n + (m = 0)?1 : k}{\mu \quad [m \otimes L_1, \sigma] \quad n \otimes L_{pc} \quad \xrightarrow{\tau} \mu \quad [\sigma] \quad n' \otimes (L_1 \vee L_{pc})}$$

$$\frac{\iota(n) = \operatorname{Store} \quad n' = n + (m = 0)?1 : k}{\mu \quad [m \otimes L_1, \sigma] \quad n \otimes L_{pc} \quad \xrightarrow{\tau} \mu \quad [\sigma] \quad n' \otimes (L_1 \vee L_{pc})}$$

$$\frac{\iota(n) = \operatorname{Call} \quad \mu(n) = \operatorname{Call} \quad \mu(n) = \operatorname{Ret} \quad \mu(n) =$$

Example

index n

Suppose: $\iota = [..., Sub, ...]$

Then:

 $\begin{array}{ccc} \mu & [7@\bot, 5@\top] & n@\bot & \longrightarrow \\ \\ \mu & [2@\top] & (n+1)@\bot \end{array} \end{array}$

$$\frac{\iota(n) = \operatorname{Sub}}{\mu_{u}} \xrightarrow{[n_{1} \otimes L_{1}, n_{2} \otimes L_{2}, \sigma] \ n \otimes L_{pc}} \xrightarrow{\tau}} \\ \frac{\iota(n) = \operatorname{Output}}{\mu \ [m \otimes L_{1}, \sigma] \ n \otimes L_{pc}} \xrightarrow{m \otimes L_{1} \vee L_{pc}} \mu \ [\sigma] \ n+1 \otimes L_{pc}} \\ \frac{\mu \ [m \otimes L_{1}, \sigma] \ n \otimes L_{pc}}{\mu \ [p \otimes L_{1}, \sigma] \ n \otimes L_{pc}} \xrightarrow{\pi} \mu \ [m \otimes L_{1} \vee L_{2,\sigma}] \ n+1 \otimes L_{pc}} \\ \frac{\iota(n) = \operatorname{Stor} \ \mu(p) = k \otimes L_{3} \ L_{1} \vee L_{pc} \leq L_{3}}{\mu(p) \leftarrow (m \otimes L_{1} \vee L_{2} \vee L_{pc}) = \mu'} \\ \mu \ [p \otimes L_{1}, m \otimes L_{2}, \sigma] \ n \otimes L_{pc} \xrightarrow{\tau} \mu' \ [\sigma] \ n+1 \otimes L_{pc}} \\ \frac{\iota(n) = \operatorname{Stor} \ \mu(p) = k \otimes L_{3} \ L_{1} \vee L_{pc} \leq L_{3}}{\mu(p) \leftarrow (m \otimes L_{1} \vee L_{2} \vee L_{pc}) = \mu'} \\ \mu \ [p \otimes L_{1}, m \otimes L_{2}, \sigma] \ n \otimes L_{pc} \xrightarrow{\tau} \mu' \ [\sigma] \ n+1 \otimes L_{pc}} \\ \frac{\iota(n) = \operatorname{Stor} \ \mu(p) = \operatorname{Sub} \ n' = n+(m = 0)?1 : k}{\mu \ [m \otimes L_{1}, \sigma] \ n \otimes L_{pc} \xrightarrow{\tau} \mu \ [\sigma] \ n' \otimes (L_{1} \vee L_{pc})} \\ \frac{\iota(n) = \operatorname{Star} \ n' = n+(m = 0)?1 : k}{\mu \ [m \otimes L_{1}, \sigma] \ n \otimes L_{pc} \xrightarrow{\tau} \mu \ [\sigma] \ n' \otimes (L_{1} \vee L_{pc})} \\ \frac{\iota(n) = \operatorname{Call}}{\mu \ [n' \otimes L_{1}, a, \sigma] \ n \otimes L_{pc} \xrightarrow{\tau} \mu \ [n \ n+1 \otimes L_{pc}; \sigma] \ n' \otimes (L_{1} \vee L_{pc})} \\ \frac{\iota(n) = \operatorname{Ret} \ \mu \ [n' \otimes L_{1}, \sigma] \ n \otimes L_{pc} \xrightarrow{\tau} \mu \ [\sigma] \ n' \otimes L_{1}} \\ \end{array}$$

$$\begin{split} \iota(n) &= \mathsf{Sub} \\ \hline \mu & [n_1 @ L_1, n_2 @ L_2, \sigma] \ n @ L_{pc} & \xrightarrow{\tau} \\ \mu & [(n_1 - n_2) @ (L_1 \lor L_2), \sigma] \ n + 1 @ L_{pc} \\ \hline \mu & [(n_1 - n_2) @ (L_1 \lor L_2), \sigma] \ n + 1 @ L_{pc} \\ \hline \mu & [m @ L_1, \sigma] \ n @ L_{pc} & \xrightarrow{m @ L_1 \lor L_{pc}} \\ \mu & [m @ L_1, \sigma] \ n @ L_{pc} & \xrightarrow{\tau} \mu & [m @ \bot, \sigma] \ n + 1 @ L_{pc} \\ \hline \mu & [\sigma] \ n @ L_{pc} & \xrightarrow{\tau} \mu & [m @ \bot, \sigma] \ n + 1 @ L_{pc} \\ \hline \mu & [\rho @ L_1, \sigma] \ n @ L_{pc} & \xrightarrow{\tau} \mu & [m @ L_1 \lor L_2, \sigma] \ n + 1 @ L_{pc} \\ \mu & [p @ L_1, \sigma] \ n @ L_{pc} & \xrightarrow{\tau} \mu & [m @ L_1 \lor L_2, \sigma] \ n + 1 @ L_{pc} \\ \hline \mu & [p @ L_1, m @ L_2, \sigma] \ n @ L_{pc} & \xrightarrow{\tau} \mu' & [\sigma] \ n + 1 @ L_{pc} \\ \hline \mu & [p @ L_1, m @ L_2, \sigma] \ n @ L_{pc} & \xrightarrow{\tau} \mu' & [\sigma] \ n + 1 @ L_{pc} \\ \hline \end{matrix}$$

$$\begin{split} \iota(n) &= \mathsf{Call} \\ \overline{\mu \; [n'@L_1, a, \sigma] \; n@L_{pc} \; \stackrel{\tau}{\to} \; \mu \; [a, n+1@L_{pc}; \sigma] \; n'@(L_1 \lor L_{pc})}} \\ & \frac{\iota(n) = \mathsf{Ret}}{\mu \; [n'@L_1; \sigma] \; n@L_{pc} \; \stackrel{\tau}{\to} \; \mu \; [\sigma] \; n'@L_1} \end{split}$$

Quasi-Abstract Machine

QA Machine

• Alternate presentation of the abstract machine

- Same machine states
- Same step relation
- IFC side conditions factored out into a separate, explicit *rule table*

IFC Rule Table

is this operation allowed?

	ne	ew pc label	
			label for result
de allo	W	e_{rpc}	e_r
TRU	E	LAB_{pc}	$\texttt{LAB}_1 \sqcup \texttt{LAB}_2$
ut TRU	E	LAB_{pc}	$\texttt{LAB}_1 \ \sqcup \ \texttt{LAB}_{pc}$
TRU	E	LAB_{pc}	BOT
TRU	E	LAB_{pc}	$\texttt{LAB}_1 \ \sqcup \ \texttt{LAB}_2$
LAB	$_1 \sqcup LAB_{pc} \sqsubseteq LAB_3$	LAB_{pc}	$LAB_1 \sqcup LAB_2 \sqcup LAB_{pc}$
TRU	E	$\texttt{LAB}_1 \sqcup \texttt{LAB}_{pc}$	
TRU	E	$\texttt{LAB}_1 \sqcup \texttt{LAB}_{pc}$	
TRU	E	$LAB_1 \sqcup LAB_{pc}$	LAB_{pc}
TRU	E	LAB_1	
	de allo TRU Ut TRU TRU LAB TRU TRU TRU TRU	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

IFC Rule Table

subtraction is always allowed



Concrete Machine



Output









User mode (cache hit)	User-to-kernel mode (cache miss)	Kernel mode
$\begin{split} \iota(n) &= \operatorname{Sub} \\ \kappa &= \overline{[\operatorname{sub}][\operatorname{T}_{pc}][\operatorname{T}_1][\operatorname{T}_2] \operatorname{T}_{rpc}}[\operatorname{T}_r]} \\ \hline u \ \kappa \ \mu \ [n_1 \otimes \operatorname{T}_1, n_2 \otimes \operatorname{T}_2, \sigma] \ n \otimes \operatorname{T}_{pc} \xrightarrow{\tau} \\ u \ \kappa \ \mu \ [(n_1 - n_2) \otimes \operatorname{T}_r, \sigma] \ n + 1 \otimes \operatorname{T}_{rpc}} \\ \hline \iota(n) &= \operatorname{Output} \\ \kappa &= \overline{[\operatorname{output}][\operatorname{T}_{pc}][\operatorname{T}_1] - \operatorname{T}_{rpc}}[\operatorname{T}_r]} \\ \hline u \ \kappa \ \mu \ [m \otimes \operatorname{T}_1, \sigma] \ n \otimes \operatorname{T}_{pc} \xrightarrow{m \otimes \operatorname{T}_r} } \end{split}$	$\begin{split} \iota(n) &= Sub\\ \kappa_i \neq \boxed{sub T_{pc} } \boxed{T_2 }_{-} = \kappa_j \\ \hline u \begin{bmatrix} \kappa_i, \kappa_o \end{bmatrix} \mu & \begin{bmatrix} n_1 & T_1, n_1 \otimes T_2, \sigma \end{bmatrix} n \otimes T_{pc} \xrightarrow{\tau} \\ k \begin{bmatrix} \kappa_j, \kappa_c \end{bmatrix} \mu & \begin{bmatrix} (n_0 T_{pc}, u); n_1, T_1, n_1 \otimes T_2, \sigma \end{bmatrix} 0 \otimes T_{-} \\ \iota(n) &= Output \\ \kappa_i \neq \boxed{output T_{pc} T_1 }_{-} = \kappa_j \\ \hline u \begin{bmatrix} \kappa_i, \kappa_c \end{bmatrix} \mu & \begin{bmatrix} n_0 & T_1, \sigma \end{bmatrix} n \otimes T_{nc} \xrightarrow{\tau} \end{split}$	$\begin{split} \phi(n) &= Sub \\ \hline \mathbf{k} \ \kappa \ \mu \ [n_1 @_, n_1 @_, \sigma] \ n @_ \ \overset{\tau}{\longrightarrow} \\ \mathbf{k} \ \kappa \ \mu \ [(n_1 - n_2) @T_, \sigma] \ n + 1 @T \\ \hline \phi(n) &= Push \ m \\ \hline \mathbf{k} \ \kappa \ \mu \ [\sigma] \ n @_ \ \overset{\tau}{\longrightarrow} \ \mathbf{k} \ \kappa \ \mu \ [m @T, \sigma] \ n + 1 @T \\ \phi(n) &= Load \qquad \kappa(p) &= m @T_1 \end{split}$
$ \begin{array}{c} \iota(n) \\ \kappa_{i} \neq \\ \hline \mathbf{u} \ \left[\kappa_{i}, \kappa_{o}\right] \ \mu \\ \mathbf{k} \ \left[\kappa_{j}, \kappa_{-}\right] \ \mu \ \left[(n) \right] \end{array} \right] \end{array} $	$\mathbf{F} = Sub$ $\mathbf{F} = Sub T_{pc} T_1 T_2 _{-}$ $[n_1 @ T_1, n_2 @ T_1]$ $n_0 @ T_{pc}, u); n_1 @ T_1, n_2 @ T_2$	$ = \kappa_j $ $ \begin{bmatrix} r_2, \sigma \end{bmatrix} n @ T_{pc} \xrightarrow{\tau} \\ T_2, \sigma \end{bmatrix} 0 @ T_{-} $
$\begin{array}{c} \begin{array}{c} u \ \kappa \ \mu \ [n' @ \mathrm{T}_{1}, \sigma] \ n @ \mathrm{T}_{pc} & \xrightarrow{\tau} \\ u \ \kappa \ \mu & [\sigma] \ n' @ \mathrm{T}_{rpc} \end{array} \end{array}$ $\begin{array}{c} \iota(n) = \mathrm{Bnz} \ k \\ \kappa = \boxed{\mathrm{bnz} \ \mathrm{T}_{pc} \ \mathrm{T}_{1} \ - \ - \ \mathrm{I} \ \mathrm{T}_{rpc} \ - \ n' = n + (m = 0)?1 : k \end{array}$ $\begin{array}{c} \iota(n) = \mathrm{Call} \\ u \ \kappa \ \mu \ [m @ \mathrm{T}_{1}, \sigma] \ n @ \mathrm{T}_{pc} & \xrightarrow{\tau} \\ u \ \kappa \ \mu \ [\sigma] \ n' @ \mathrm{T}_{rpc} \end{array}$ $\begin{array}{c} \iota(n) = \mathrm{Call} \\ \kappa = \boxed{\mathrm{call} \ \mathrm{T}_{pc} \ \mathrm{T}_{1} \ - \ - \ \mathrm{I} \ \mathrm{T}_{rpc} \ \mathrm{T}_{rpc}} \end{array}$ $\begin{array}{c} \iota(n) = \mathrm{Call} \\ \kappa = \boxed{\mathrm{call} \ \mathrm{T}_{pc} \ \mathrm{T}_{1} \ - \ - \ \mathrm{I} \ \mathrm{T}_{rpc} \ \mathrm{T}_{rpc} \end{array}$ $\begin{array}{c} \iota(n) = \mathrm{Call} \\ \kappa = \boxed{\mathrm{call} \ \mathrm{T}_{pc} \ \mathrm{T}_{1} \ - \ - \ \mathrm{I} \ \mathrm{T}_{rpc} \ \mathrm{T}_{rpc}} \end{array}$ $\begin{array}{c} \iota(n) = \mathrm{Call} \\ \kappa = \boxed{\mathrm{call} \ \mathrm{T}_{pc} \ \mathrm{T}_{1} \ \mathrm{J}_{rpc} \ \mathrm{T}_{rpc} \ \mathrm{T}_{rpc} \end{array}$ $\begin{array}{c} \iota(n) = \mathrm{Ret} \\ \kappa = \boxed{\mathrm{ret} \ \mathrm{T}_{pc} \ \mathrm{T}_{1} \ - \ - \ \mathrm{T}_{rpc} \ - \ \mathrm{T}_{rpc} \ \mathrm{T}_{rpc} \end{array}$ $\begin{array}{c} \iota(n) = \mathrm{Ret} \\ \kappa = \boxed{\mathrm{ret} \ \mathrm{T}_{pc} \ \mathrm{T}_{1} \ - \ - \ \mathrm{T}_{rpc} \ \mathrm{T}_{rpc} \ \mathrm{T}_{rpc} \ \mathrm{T}_{rpc} \ \mathrm{T}_{rpc} \end{array}$ $\begin{array}{c} \iota(n) = \mathrm{Ret} \\ \kappa = \boxed{\mathrm{ret} \ \mathrm{T}_{pc} \ \mathrm{T}_{1} \ - \ \mathrm{T}_{rpc} \ $	$ \frac{\kappa_{i} \neq [\operatorname{jump} I_{pc} I_{1} - - - - - - - - - $	41

User mode	User-to-kernel mode	Kernel mode
$ \begin{array}{c} \iota(n) = Sub \\ \kappa = [\underline{sub} \underline{T}_{pc} \underline{T}_1 \underline{T}_2 \underline{T}_{rpc} \underline{T}_r] \\ \underline{w} \; \kappa \; \mu \; [n_1 \otimes \mathbf{T}_1, n_2 \otimes \mathbf{T}_2, \sigma] \; n \otimes \mathbf{T}_{pc} & \xrightarrow{\tau} \\ \underline{w} \; \kappa \; \mu \; [(n_1 - n_2) \otimes \mathbf{T}_r, \sigma] \; n + 1 \otimes \mathbf{T}_{rpc} \\ \underline{\iota(n)} = Output \\ \underline{\kappa = [\text{output} \underline{T}_{pc} \underline{T}_1 \underline{T}_{rpc} \underline{T}_r] \\ \underline{w} \; \kappa \; \mu \; [m \otimes \mathbf{T}_1, \sigma] \; n \otimes \mathbf{T}_{pc} & \xrightarrow{m \otimes \mathbf{T}_r} \\ \underline{w} \; \kappa \; \mu \; [\sigma] \; n + 1 \otimes \mathbf{T}_{rpc} & \xrightarrow{m \otimes \mathbf{T}_r} \\ \end{array} $	$ \frac{\iota(n) = \text{Sub}}{\kappa_i \neq [\text{sub} \text{T}_{pc} \text{T}_1 \text{T}_2]] = \kappa_j} \\ \frac{u [\kappa_i, \kappa_o] \mu}{k [\kappa_j, \kappa] \mu} [n_1 \otimes \text{T}_{pc}, \mathbf{u}]; n_1 \otimes \text{T}_1, n_1 \otimes \text{T}_2, \sigma] \ n \otimes \text{T}_pc} \xrightarrow{\tau} \\ \frac{\iota(n) = \text{Output}}{\kappa_i \neq [\text{output} \text{T}_{pc} \text{T}_1 -]]} = \kappa_j \\ \frac{\iota(\kappa_i, \kappa_o] \mu}{k [\kappa_i, \kappa_o] \mu} [m \otimes \text{T}_1, \sigma] = \kappa_{pc} \xrightarrow{\tau} \\ \frac{k [\kappa_i, \kappa_o] \mu}{k [\kappa_i, \kappa_o] \mu} [m \otimes \text{T}_1, \sigma] = \kappa_{pc} \xrightarrow{\tau} \\ \frac{k [\kappa_i, \kappa_o] \mu}{k [\kappa_i, \kappa_o] \mu} [m \otimes \text{T}_1, \sigma] = \kappa_{pc} \xrightarrow{\tau} \\ $	$\begin{aligned} \phi(n) &= Sub \\ \hline \mathbf{k} & \kappa \mu [n_1 @, n_1 @, \sigma] n @ \stackrel{\tau}{\longrightarrow} \\ \mathbf{k} & \kappa \mu \mid [(n_1 - n_2) @T, \sigma] n + 1 @T \\ \hline \mathbf{\phi}(n) &= Push m \\ \hline \mathbf{k} & \kappa \mu \mid [\sigma] n @ \stackrel{\tau}{\longrightarrow} \mathbf{k} & \kappa \mu \mid [m @T, \sigma] n + 1 @T \\ \hline \mathbf{\phi}(n) &= Load \kappa(p) &= m @T_1 \\ \hline \mathbf{k} & \kappa(p) &= m $
k κ μ k κ μ [($\phi(n) = Sub$ $[n_1@_, n_2@_, \sigma]$ $n_1(n_1 - n_2)@T_, \sigma]$ n_2	$ \begin{array}{c} n @_ & \xrightarrow{\tau} \\ n + 1 @T_{-} \end{array} \end{array} $
$\begin{split} \iota(n) &= \operatorname{Bnz} k \\ \kappa &= \underbrace{\operatorname{bnz} \operatorname{T}_{p_c} \operatorname{T}_1 - \cdot \operatorname{T}_{rp_c} - }_{n' = n + (m = 0)?1: k} \\ \underline{n' = n + (m = 0)?1: k} \\ \overline{n' = n + (m = 0)?1: k} \\ \overline{n' = n + (m = 0)?1: k} \\ \overline{n' = n + (m = 0)?1: k} \\ \overline{n' = n + (m = 0)?1: k} \\ \iota(n) &= \operatorname{Call} \\ \kappa &= \underbrace{[\sigma] \operatorname{T}_{p_c} \operatorname{T}_1 - \cdot \operatorname{T}_{rp_c} \operatorname{T}_r}_{n' = n' = n'} \\ \overline{n' = n} \\$	$\kappa [\kappa_{j}, \kappa_{-}] \mu [(n \otimes T_{pc}, u); n \otimes T_{1}, \sigma] 0 \otimes T_{-}$ $\frac{\iota(n) = \operatorname{Bnz} k}{\kappa_{i} \neq [\operatorname{bnz} T_{pc} T_{1} _{-}]_{-}} = \kappa_{j}$ $\overline{u [\kappa_{i}, \kappa_{o}] \mu} [m \otimes T_{1}, \sigma] n \otimes T_{pc} \xrightarrow{\tau}}$ $k [\kappa_{j}, \kappa_{-}] \mu [(n \otimes T_{pc}, u); m \otimes T_{1}, \sigma] 0 \otimes T_{-}$ $\frac{\iota(n) = \operatorname{Call}}{\kappa_{i} \neq [\operatorname{Call} T_{pc} T_{1} _{-}]_{-}} = \kappa_{j}$ $\overline{u [\kappa_{i}, \kappa_{o}] \mu} [n \otimes T_{pc}, u]; n' \otimes T_{1}, a, \sigma] n \otimes T_{pc} \xrightarrow{\tau}}$ $k [\kappa_{j}, \kappa_{-}] \mu [(n \otimes T_{pc}, u); n' \otimes T_{1}, a, \sigma] 0 \otimes T_{-}$ $\iota(n) = \operatorname{Ret}$ $\frac{\iota(n) = \operatorname{Ret}}{\kappa_{i} \neq [\operatorname{ret} T_{pc} T_{1} _{-}]_{-}} = \kappa_{j}$ $\overline{u [\kappa_{i}, \kappa_{o}] \mu} [(n \otimes T_{pc}, u); (n' \otimes T_{1}, \pi); \sigma] n \otimes T_{pc} \xrightarrow{\tau}}$ $k [\kappa_{j}, \kappa_{-}] \mu [(n \otimes T_{pc}, u); (n' \otimes T_{1}, \pi); \sigma] 0 \otimes T_{-}$	46

Example (cache hit case)





Fault Handler

oncode	allow	Para	Pro
sub	TRUE	$\frac{c_{rpc}}{LAB_{rc}}$	$\frac{c_{T}}{I.AB_{1} \mid I.AB_{2}}$
output	TRUE	LAB_{nc}	$LAB_1 \sqcup LAB_{nc}$
push	TRUE	LAB_{pc}	BOT
load	TRUE	LAB_{pc}	$LAB_1 \sqcup LAB_2$
store	$LAB_1 \sqcup LAB_{pc} \sqsubseteq LAB_3$	LAB_{pc}	$LAB_1^- \sqcup LAB_2^- \sqcup LAB_{pc}$
jump	TRUE	$LAB_1 \sqcup LAB_{pc}$	
bnz	TRUE	$\mathtt{LAB}_1 \sqcup \mathtt{LAB}_{pc}$	
call	TRUE	$\texttt{LAB}_1 \sqcup \texttt{LAB}_{pc}$	LAB_{pc}
ret	TRUE	LAB_1	
			FAINT
			TAULI
			110,17,50
			HANDLEK

Properties

Approach

• Goal:

• Termination-Insensitive Noninterference

- for <u>concrete</u> machine
- running this <u>particular</u> fault handler
- together with <u>arbitrary</u> user code
- Direct brute-force proof?
 - hopelessly complex
 - unmaintainable

• What kind of structure do we need? The one we've already got!



Points to note

• Refinement framework very useful for reasoning

- start with concrete object
- propose abstracted version
 - incorporate convenient structure and annotations
- prove refinement
- prove interesting property of abstract object
- automatically follows for concrete object

Points to note

 Need a generic notion of noninterference that makes sense for all machines

Definition 10.2 (TINI). A machine $(S, E, I, \cdot \rightarrow \cdot, Init)$ with a notion of observation $(\Omega, \lfloor \cdot \rfloor, \cdot \approx, \cdot)$ satisfies *termination-insensitive* noninterference (TINI) if, for any observer $o \in \Omega$, pair of indistinguishable initial data $i_1 \approx_o i_2$, and pair of executions $Init(i_1) \xrightarrow{t_1}^*$ and $Init(i_2) \xrightarrow{t_2}^*$, we have $\lfloor t_1 \rfloor_o \approx_o \lfloor t_2 \rfloor_o$.

Some Challenges...

More uses for tags

• SAFE architecture is quite generic

- Can be used to implement a range of IFC label models just by varying the rule table [see Montagu's CSF 2013 talk!]
- Other potential uses
 - access control (clearance)
 - memory protection
 - linearity
 - dynamic typing

Downgrading

• Essential in real IFC systems

- declassification needed to prevent "label creep"
- endorsement needed to make integrity labels interesting
- Plain noninterference a useful first step, but we want to say something about programs with downgrading
- Should we change to some form of intransitive noninterference? Or something else?
 - <u>many</u> possibilities
 - which one do we want?

"Least privilege"

- Real SAFE operating system uses hardware protection mechanisms to organize functionality into mutually suspicious compartments
 - Goal: No "omniprivileged" compartment
 - Zero-Kernel Operating System (ZKOS)
- What does this mean, formally? What can/should we prove? What is the appropriate attack model?
- More generally, what would a formal account of "least privilege" look like?

Concurrency

- Real machines / operating systems support many user processes (including SAFE)
- Processes can interact (via streams, in SAFE)
- But communicating threads can leak secrets
 - with high bandwidth, if threads can be created at will
- LIO solution: Never lower PC label
 - "If a thread goes high, it stays high"
 - To operate on secret data without poisoning the PC, fork a new thread
 - Looking at result message from high thread makes receiver high (but it can store it in a data structure without looking)
 - Possible issues:
 - Spawning many many many threads
 - turning everything into futures
- Is this the best we can do???

Status

Done

- Definitions and proofs from this talk fully formalized (in Coq)
 - Draft paper nearly done email me if you'd like a copy
- Full SAFE hardware implemented (in Bluespec) and running (on an FPGA)
 - Pipelined version under construction
- Simple versions of key OS services working in isolation
 - process management and scheduling
 - storage allocation
 - rule cache management

In progress

- Integration of system components into end-to-end demo
- Compilers from high-level languages to SAFE machine code
- Random testing of noninterference
 - see our upcoming ICFP 2013 paper!
- Formal specification and noninterference proofs for larger fragments of full SAFE machine
 - storage allocation
 - public labels
 - dynamic principal generation



opcode	allow	e_{rpc}	e_r
sub	TRUE	LAB_{pc}	$LAB_1 \sqcup LAB_2$
output	TRUE	LAB_{pc}	$LAB_1 \sqcup LAB_{pc}$
push	TRUE	LAB_{pc}	BOT
load	TRUE	LAB_{pc}	$LAB_1 \sqcup LAB_2$
store	$LAB_1 \sqcup LAB_{pc} \sqsubseteq LAB_3$	LAB_{pc}	$LAB_1 \sqcup LAB_2 \sqcup LAB_{pc}$
jump	TRUE	$LAB_1 \sqcup LAB_{pc}$	
bnz	TRUE	$LAB_1 \sqcup LAB_{pc}$	
call	TRUE	$LAB_1 \sqcup LAB_{pc}$	LAB_{pc}
ret	TRUE	LAB ₁	

Output

Thank you!



Questions??

$\iota(n) = Sub$
$ \begin{array}{c c} \mu & [n_1 @L_1, n_2 @L_2, \sigma] & n @L_{pc} & \xrightarrow{\tau} \\ \mu & [(n_1 - n_2) @(L_1 \lor L_2), \sigma] & n + 1 @L_{pc} \end{array} $
$\iota(n) = Output$
$\mu \left[m @ L_1, \sigma \right] n @ L_{pc} \xrightarrow{m @ L_1 \lor L_{pc}} \mu \left[\sigma \right] n + 1 @ L_{pc}$
$\iota(n) = Push\ m$
$\overline{\mu \; [\sigma] \; n @L_{pc} \; \xrightarrow{\tau} \; \mu \; [m @\bot, \sigma] \; n {+} 1 @L_{pc}}$
$\mu(n) = {\sf Load} \qquad \mu(p) = m@L_2$
$\mu \ [p @ L_1, \sigma] \ n @ L_{pc} \ \xrightarrow{\tau} \ \mu \ [m @ L_1 \lor L_2, \sigma] \ n + 1 @ L_{pc}$
$ \begin{split} \iota(n) &= Store \mu(p) = k @L_3 \qquad L_1 \lor L_{pc} \le L_3 \\ \mu(p) \leftarrow (m @L_1 \lor L_2 \lor L_{pc}) = \mu' \end{split} $
$\mu \; [p @L_1, m @L_2, \sigma] \; n @L_{pc} \; \stackrel{ au}{ ightarrow} \; \mu' \; [\sigma] \; n + 1 @L_{pc}$
$\iota(n) = Jump$
$\overline{\mu \; [n'@L_1,\sigma] \; n@L_{pc} \; \xrightarrow{\tau} \; \mu \; [\sigma] \; n'@(L_1 \lor L_{pc})}$