CSE372 Digital Systems Organization and Design Lab

	Prof. Milo Martin
	Unit 2: Field Programmable Gate Arrays (FPGAs)
CSE 372	(Martin): FPGAs 1

Field Programmable Gate Array (FPGA)

 An alternative to a "custom" design A high-end custom design "mask set" is expensive (millions of 	\$!)
 Advantages Simplicity of gate-level design (no transistor-level design) Fast time-to-market No manufacturing delay Can fix design errors over time (more like software) 	
 Disadvantages Expensive: unit cost is higher Inefficient: slower and more power hungry 	
Result: good for low-volume or initial designs	
CSE 372 (Martin): FPGAs	3

Announcements

- Lab 0
 - Mostly good work
 - Biggest problem: not following directions
 - We will grade less leniently in future
 - Coding style matters, make it human readable
- Lab 1
 - First demo today
 - Due next week
 - Questions/comments?
- Today's lecture: How FPGAs work CSE 372 (Martin): FPGAs 2

Early Programmable Logic Device...



CSE 372 (Martin): FPGAs

From UC-Berkeley CS152 slides



FPGA Design Flow

Synthesis	
Break design into well-define logic blocks	
Examples:	
• 2-input gates	
Only NANDs	
 Limited set of "standard cells" with three-inputs, one 	e output
Place and route	
Custom flow: position the devices and wires that connect	ct them
 FPGA: configure logic blocks and interconnect 	
Goals:	
Reduce latency (performance)	
Reduce area (cost)	
 Reduce power (performance and/or cost) 	
CSE 372 (Martin): FPGAs	7

For Comparison: FGPA vs Pentium 4





Our Old Friend, The Full Adder



<section-header>

A Better Full Adder module full adder(s, cout, a, b, cin); input a, b, cin; xor (t1, a, b); xor (s, t1, cin); and (t2, t1, cin); and (t3, a, b); or (cout, t2, t3); endmodule CarryOut_n SE 372 (Martin): FPGAS

How Do We "Route" Signals?

 Switch matrix Each junction has 6 "switches" Each switch is a pass gate — 	Switch
 Programming Each pass gate controlled by 1-bit flip-flip-flop set at configuration 	Flop
 Programmable "interconnect" Allows for arbitrary routing of signals Each segment adds delay Takes up lots of chin area 	$ \begin{array}{c cccc} C & In & O \\ \hline 0 & 0 & z \\ \hline 0 & 1 & z \end{array} $
• Takes up fors of Chip area CSE 372 (Martin): FPGAs	1 0 0 1 1 1 1 12

On-Chip Wires



Configure This As a Full AdderImage: Configure This Adder</t

More Wires



A Better FPGA



Combinational Logic Block

Simple example CLB Configure as any two-input gate	Α	В	0
 Use 2-input, 4-bit RAM to implement function 	0	0	?
LUT - Lookup Table	0	1	?
Simple lookup operation	1	0	?
Add sequential state	1	1	?
Add a latch/flipflop or two			
One option: repurpose 4-bit memory			
Configure CLB as either a LUT or RAM			
CSE 372 (Martin): FPGAs			17



A Standard Xilinx CLB

Two 4-input LUTs		
Any 4-input function		
Limited 5-input functions		
Two flip-flops		
• Fast carry logic (direct connect from adjacent CLBs)		
LUTs can be configured as RAM:		
 2x16 bit or 1x32 bit, single ported 		
1x16 bit dual ported		
Routing		
 Short and long wires (skip some CLBs) 		
 Clocks have dedicated wires 		
 Also has IOBs (input/output blocks) 		
 Specialized for off-chip signals, one per pin on package 		
CSE 372 (Martin): FPGAs	18	



Two 4-input functions, registered output

CLB Used as RAM





Xilinx 4000 Interconnect







FPGA Design Issues

- How large should a CLB be?
 - How many inputs?
 - How much logic and state?
 - Example: two full-adders plus two latches in each Xilinx CLB
 - N-bit counter uses N/2 CLBs
 - Trend: larger CLBs
- Routing resources
 - Faster, better routing
- Other imbedded hardware structures
 - RAM blocks
 - Multipliers
 - Entire processors!

CSE 372 (Martin): FPGAs

Our FPGAs: Virtex-2 Pro XC2VP30

- Viertex-2 Pro
 - More powerful CLBs
 - More routing resources
 - Embedded PowerPC cores
- XC2VP30
 - 30,816 CLBs
 - 136 18-bit multipliers
 - 2,448 Kbits (306 Kbytes) of block RAM
 - Two PowerPC processors
 - 400+ input/output pins

27

FPGA vs Custom Designs

- Downside of configurability
 - Wires are much slower on FPGAs
 - Logic is much slower on FPGAs
- However, FPGAs are "real" logic (not software)
 - Great for our prototyping
- "Synthesis to chip" an option (\$\$\$)
 - Standard cell design (also called "ASIC flow")
 - · Hard coded, but based on synthesis design flow
 - Not as good as "full custom" as used by Intel, AMD, IBM

CSE 372 (Martin): FPGAs		29

FPGA vs Custom Designs



Vertex II Pro - Embedded Structures FPGA Fabric Embedded PowerPC Embedded PowerPC Hardwired multipliers Klinx Vertex-II Pro Courtesy Xilinx

© Giovanni De Micheli – All rights reserved 30

Looking Forward...

Lab work

CSE 372 (Martin): FPGAs

- Lab 1 due next week (demo and writeup)
- Next lecture (Feb 16)
 - Thoughts on the design process
 - P37x datapath discussion
- After that (Feb 23)
 - CSE371 midterm

CSE 372 (Martin): FPGAs