CSE372 Digital Systems Organization and Design

Lab

Prof. Milo Martin	
Unit 1: Synthesizable Verilog	
CSE 372 (Martin): Synthesizable Verilog	1

Hardware Description Languages (HDLs)

- Write "code" to describe hardware
 - Specify wires, gates, modules
 - Also hierarchical
- Pro: easier to edit and create; Con: more abstract



Hardware Description Languages (HDLs)

Textural representation of a digital logic design

Easier to edit and revise than schematics
However, you still need to *think* in terms of schematics (pictures)

HDLs are not "programming languages"

No, really. Even if they look like it, they are not.
One of the most difficult conceptual leaps of this course

Similar development chain

Compiler: source code → assembly code → binary machine code
Synthesis tool: HDL source → gate-level specification → hardware

Verilog HDL

Verilog

- One of two commonly-used HDLs
- Verilog is a (surprisingly) big language
 - Lots of features for synthesis and simulation of hardware

• We're going to learn a focused subset of Verilog

- Focus on synthesizable constructs
- Focus on avoiding subtle synthesis errors
- Use as an educational tool
 - Initially restrict some features to "build up" primitives
- Rule: if you haven't seen it in lecture, you can't use it
 - Ask me if you have any questions

CSE 372 (Martin): Synthesizable Verilog

HDL History

• 1970s: First HDLs	
Late 1970s: VHDL	
• VHDL = VHSIC HDL = Very High Speed Integrated Circuit HDL	
 VHDL inspired by programming languages of the day (Ada) 	
• 1980s:	
Verilog first introduced	
Verilog inspired by the C programming language	
VHDL standardized	
• 1990s:	
Verilog standardized (Verilog-1995 standard)	
• 2000s:	
Continued evolution (Verilog-2001 standard)	
 Both VHDL and Verilog evolving, still in use today 	
CSE 372 (Martin): Synthesizable Verilog	;

Synthesis vs Simulation

•	Also has constructs such as for-loops, while-loops, etc.
	These are either un-synthesizable or (worse) synthesize poor
Tr	ends: a moving target
•	Good: better synthesis tools for higher-level constructs
•	Bad: harder than ever to know what is synthesizable or not
SE 372	(Martin): Synthesizable Verilog 7

• HDLs have features for both synthesis and simulation

E.g., simulation-only operations for error messages, reading filesObviously, these can be simulated, but not synthesized into circuits

Two Roles of HDL and Related Tools

 #1: Specifying digital logic Specify the logic that appears in final design Either Translated automatically (called <i>synthesis</i>) or 	
 Optimized manually (automatically checked for equivalence) 	
 #2: Simulating and testing a design High-speed simulation is crucial for large designs Many HDL <i>interpreters</i> optimized for speed Testbench: code to test design, but not part of final design 	
CSE 372 (Martin): Synthesizable Verilog 6	

Structural vs Behavioral HDL Constructs

•	 Structural constructs specify actual hardware structures 	;
	 Low-level, direct correspondence to hardware 	
	 Primitive gates (e.g., and, or, not) 	
	 Hierarchical structures via modules 	
	 Analogous to programming software in assembly 	
	 Behavioral constructs specify an operation on bits High-level, more abstract 	
	• Specified via equations, e.g., out = (a & b) c	
	Statements, e.g., if-then-else	
	 Analogous to programming software in C 	
•	Not all behavioral constructs are synthesizable	
	• Even higher-level, synthesize poorly or not at all (e.g., loops)	
	Perhaps analogous to programming in Perl, Python, Matlab, SQ)L
C	SE 372 (Martin): Synthesizable Verilog	8

Verilog Structural vs Behavioral Example



Verilog Structural Primitives

Gate-level	
 One-output boolean operators: and, or, xor, nand, nor, xno 	or
• E.g., C = A+B	
or (C, A, B);	
• E.g., C= A+B+D	
or (C, A, B, D);	
One-input operators: not, buf	
• E.g., A = not Z	
not (A, Z);	
• E.g., A = not Z, B = not Z	
not (A, B, Z);	
 Buf just replicates signals (can increase drive strength) 	
 Transistor-level primitives too Will not use 	
CSE 372 (Martin): Synthesizable Verilog	11

Recall: Two Types of Digital Circuits

Combinational Logic

CSE 372 (Martin): Synthesizable Verilog

Logic without state variables
 Examples: adders, multiplexers, decoders, encoders
 No clock involved
 Sequential Logic

 Logic with state variables
 State variables: latches, flip-flops, registers, memories
 Clocked
 State machines, multi-cycle arithmetic, processors

 Today's lecture: Verilog for specifying combinational logic

 Sequential logic will be covered later
 Focus on structural constructs with *limited* behavioral ones

Three Module Components Interface specification module mux2to1(\$, A, B, 0); input \$, A, B; output 0; Can also have inout: bidirectional wire (we will not need) Alternative: Verilog 2001 interface specification module mux2to1(input \$, A, B, output 0); Declarations Internal wires, i.e., "local" variables Wires also known as "nets" or "signals" wire \$_, An\$_, Bn\$; Implementation: primitive and module instantiations and (An\$_, A, \$_);

10

Verilog Module Example



Connections by Name

 Can (should) s Helps keep th Example mux2to1 mux0 Also order d 	specify module ne bugs away (.S(Sel), .A(A	connections b	, .o(o[0]));
• Also, oldel di	Jesht matter		
CSE 372 (Martin): Synthesiz	able Verilog		15

Hierarchical Verilog Example

- Build up more complex modules using simpler modules
- Example: 4-bit wide mux from four 1-bit muxes
 Again, just "drawing" boxes and wires

	,, ,	
	<pre>module mux2to1_4(Sel, A, B, O);</pre>	
	input [3:0] A;	
	input [3:0] B;	
	input Sel;	
	output [3:0] 0;	
	<pre>mux2to1 mux0 (Sel, A[0], B[0], O[0]);</pre>	
	<pre>mux2to1 mux1 (Sel, A[1], B[1], O[1]);</pre>	
	<pre>mux2to1 mux2 (Sel, A[2], B[2], O[2]);</pre>	
	mux2to1 mux3 (Sel, A[3], B[3], O[3]);	
	endmodule	
CSE 372 (Ma	rtin): Synthesizable Verilog 14	

Wire vectors:	
wire [7:0] W1;	<pre>// 8 bits, w1[7] is MSB</pre>
wire [0:7] W2;	<pre>// 8 bits, w2[0] is MSB</pre>
 Also called "arrays" 	or "busses"
Operations	
Bit select: W1[3]	
Range select: W1[3	:21
Concatenate: { <ex< td=""><td>pr>[,<expr>]*}</expr></td></ex<>	pr>[, <expr>]*}</expr>
$vec = \{x, y, \}$	z};
{carry, sum}	= vec[0:1];
• e.g., swap high and	l low-order bytes of 16-bit vector
wire [15:0] w1,	w2;
assign $w^2 = \{w^1\}$	7:0], w1[15:8]}

Wire and Vector Assignment

Wire assignment: "continuous assignment"
Connect combinational logic block or other wire to wire input
Order of statements not important, executed totally in parallel
When right-hand-side changes, it is re-evaluated and re-assigned
Designated by the keyword assign
wire c;
assign c = a | b;
wire c = a | b; // same thing

Conditional Operator

 Verilog supports the ?: conditional operator Almost never useful in C (in my opinion) Much more useful in Verilog 	
Examples:	
assign out = S ? B : A;	
assign out = sel == 2'b00 ? a :	
sel == 2'b01 ? b :	
sel == 2'b10 ? c :	
sel == 2'b11 ? d : 1'b0;	
What do these do?	
CSE 372 (Martin): Synthesizable Verilog	19

Operators

Operators similar to C or Java	
• On wires:	
 & (and), (or), ~ (not), ^ (xor) 	
On vectors:	
 &, , ~, ^ (bit-wise operation on all wires in vector)
 E.g., assign vec1 = vec2 & vec3; 	
 &, , ^ (reduction on the vector) 	
 E.g., assign wire1 = vec1; 	
 Even ==, != (comparisons) +, -, * (arithmetic), <- But you can't use these, yet. Can you guess w Note: use with care, assume unsigned numbers Verilog 2001: signed vs unsigned vectors, >>> 	<, >> (shifts) hy? operator
 Can be arbitrarily nested: (a & ~b) c 	
CSE 372 (Martin): Synthesizable Verilog	18

Miscellaneous

	 mux2to1 mux0 (cond1 & cond2, a, b, out); 	
•	C/Java style comments // comment until end of line /* comment between markers */ 	
•	All variable names are case sensitive	
	Constants: • assign x = 3'b011 • The "3" is the number of bits • The "b" means "binary" - "h" for hex, "d" for decimal • The "011" are the digits (in binary in this case)	

Arrays of Modules

 Verilog also supports arrays of module instances Well, at least some Verilog tools Support for this feature varies 	
<pre>module mux2to1_4(Sel, A, B, O);</pre>	
input [3:0] A;	
input [3:0] B;	
input Sel;	
output [3:0] 0;	
<pre>mux2to1 mux0[3:0] (Sel, A, B, O); endmodule</pre>	
CSE 372 (Martin): Synthesizable Verilog	21

Last Multiplexer Example

Using	conditional operator	
	<pre>module mux2to1_N(Sel, A, B, Out); parameter N = 1 input [N-1:0] A; input [N-1:0] B; input Sel; output [N-1:0] Out; assign Out = Sel ? B : A endmodule</pre>	
CSE 372 (Martir	n): Synthesizable Verilog	23

Parameters

 Allow per-instantiation module parameters Use "parameter" statement 	
 modname #(10, 20, 30) instname(in1, out1); 	
• Example:	
<pre>module mux2to1_N(Sel, A, B, O);</pre>	
parameter N = 1	
input [<mark>N-1:0]</mark> A;	
input [N-1:0] B; input Sel;	
output [N-1:0] O;	
mux2to1 mux0[N-1:0] (Sel, A, B, O);	
endmodule	
<pre>Mux2to1_N #(4) mux1 (S, in1, in2, out)</pre>	
CSE 372 (Martin): Synthesizable Verilog	22

Verilog Pre-Processor

Like the C pre-processor	
 But uses ` (back-tick) instead of # 	
Constants: `define	
No parameterized macros	
 Use ` before expanding constant macro 	
`define letter_A 8'h41	
wire w = `letter_A;	
 Conditional compilation: `ifdef, `endif 	
File inclusion: `include	
Parameter vs `define	
 Parameter only for "per instance" constants 	
`define for ``global" constants	
CSE 372 (Martin): Synthesizable Verilog	24

Common Errors

- Tools are from a less gentle time
 - More like C, less like Java
 - Assume that you mean what you say
- Common errors:
 - Not assigning a wire a value
 - Assigning a wire a value more than once
 - Implicit wire declarations (default to type "wire")
 - Disable by adding the following to the file:
 - `default_nettype none
 - Does not work with ModelSim
- Avoid names such as:

CSE 372 (Martin): Synthesizable Verilog

clock, clk, power, pwr, ground, gnd, vdd, vcc, init, reset, rst

25

27

• Some of these are "special" and will silently cause errors

CSE372 Digital Systems Organization and Design Lab
Prof. Milo Martin

Unit 1: Synthesizable Verilog (continued)

CSE 372	(Martin):	Synthesizable	Verilog

Additional Verilog Resources

- Elements of Logic Design Style by Shing Kong, 2001
 - Dos, do-nots, tips
 - http://www.cis.upenn.edu/~milom/elements-of-logic-design-style/
- Verilog HDL Synthesis: A Practical Primer
 - By J. Bhasker, 1998
 - To the point (<200 pages)
- Advanced Digital Design with the Verilog HDL
 - By Michael D. Ciletti, 2003
 - Verilog plus lots of digital logic design (~1000 pages)
- Verilog tutorial on CD from "Computer Org. and Design" CSE 372 (Martin): Synthesizable Verilog 26

Lab 1 - ALU (Arithmetic/Logical Unit)

Ten operations:	
 Addition, subtraction 	
 Multiplication 	
 And, or, not, xor 	
• Shift left, logical shift right,	arithmetic shift right
• The different adder implei	mentations
Ripple-carry	
Two carry-select adders	
Devidees attention in CCC	271 lesture this weak!
 Pay close attention in CSE 	371 lecture this week!

Aside: Honors Points

• Goals:	
Make the labs accessible to all	
 Challenge those that want more 	
 So, I'm trying something different Again, experimental 	
 Labs will have two types of "points" 	
"Normal" - standard labs	
 "Honors" - above and beyond 	
Normal points	
 Get all the normal points -> A- in the class 	
Honors points	
Will distinguish the A- from A and A+	
 May bump others a third of a letter grade 	
• Examples: fast adders (lab 1), advanced pipelines	
CSE 372 (Martin): Synthesizable Verilog	29

Repeated Signals

Last time we discussed vector concatenation	
assign vec = $\{x, y, z\};$	
Can also repeat a signal n times	
assign vec = $\{16\{x\}\};$ // 16 copies of	fx
• Example uses (what does this do?):	
wire [7:0] out;	
wire [3:0] A;	
assign out = {{4{0}}, A[3:0]};	
What about this?	
assign out = $\{\{4\{A[3]\}\}, A[3:0]\};$	
CSE 372 (Martin): Synthesizable Verilog	31

Aside: Due Dates and Late Days

• N	 lormal due dates Lab demos are on Fridays Lab write-ups are due on Mondays (at start of class) 	
• I	'll give you two "late credits" for the semester • Used for emergencies, sickness, travel, etc. • Otherwise, no late assignments accepted	
• 1	 mpact of using a "late credit" Demo moved from Friday to Monday Lab write-up moved from Monday to Wednesday (in TA lat No "honors points" for these late assignments 	o hours)
CSE 3	72 (Martin): Synthesizable Verilog	30

FYI: Non-binary Hardware Values • A hardware signal can have four values 0, 1 x: don't know, don't care z: high-impedance (no current flowing) Uses for "x" • Tells synthesis tool you don't care • Synthesis tool makes the most convenient circuit (fast, small) • Use with care, leads to synthesis dependent operation Uses for "z" • Tri-state devices drive a zero, one, or nothing (z) • Many tri-states drive the same wire, all but one must be "z" • Makes some circuits very fast • Example: multiplexer • Why Verilog allows multiple assignments to same wire. CSE 372 (Martin): Synthesizable Verilog 32

Simulation

- Used to test and debug our designs
- Graphical output via waveforms



Sequential Logic in Verilog

<pre>module dff (Clock, D, WE, Reset, Q);</pre>	
<pre>input Clock, D, WE, Reset;</pre>	
output Q;	
reg Q;	
always @(posedge Clock)	
begin	
if (Reset)	
Q = 1'b0;	
else if (WE)	
Q = D;	
end	
endmodule	
CSE 372 (Martin): Synthesizable Verilog	35

Levels of Simulation

 Functional (or Behavioral) Simulation Simulates Verilog abstractly • No timing information, can't detect timing "bugs" Post-synthesis Timing Simulation • Simulating devices generated via synthesis • Gates, transistors, FPGA logical units (LUTs) No interconnect delay Not all internal signals may still exist • Synthesis might have optimized or changed the design Slower Layout Timing Simulation · After synthesis, the tool "places and routes" the logic blocks Includes all sources of delay Even slower CSE 372 (Martin): Synthesizable Verilog 34

Designing Sequential Logic

- CSE372 design rule: separate comb. logic from sequential state elements
 - Not enforced by Verilog, but a very good idea
 - Possible exceptions: counters, shift registers
- We'll give you a 1-bit flip-flop module (see previous slide)
- Edge-triggered, not a latch
- Use it to build a n-bit register
- Example use: state machine



Clocks Signals

Clocks signals are not normal signals	
 Travel on dedicated "clock" wires Reach all parts of the chip Special "low-skew" routing 	
 Ramifications: Never do logic operations on the clocks If you want to add a "write enable" to a flip-flop: 	
 Use a mux to route the old value back into it Do not just "and" the write-enable signal with the c 	lock!
 Messing with the clock can cause a errors 	
Often can only be found using timing simulation	
CSE 372 (Martin): Synthesizable Verilog	37