## Chapter 5

(and some of Ch. 4)
The Von Neumann Model \& LC3

Based on slides © McGraw-Hill Additional material © 2004/2005/2006 Lewis/Martin

What Do We Know?
A LOT!!

- Data representation (binary, 2's complement, floating point, ...)
- Transistors (p-type, n-type, CMOS)
- Gates (complementary logic)
- Combinational logic circuits (PLAs), memory (latches, flip-flops, ...)
- Sequential logic circuits (state machines)
- Simple "processors" (programmable traffic sign)


## What's next?

- Apply all this to traditional computing
- Software interface: instructions
- Hardware implementation: data path


## CSE 240

## 16-bit Adder/Subtracter



## Simple Processing Machine



Can we make it multiply?
Goal: A* B into C Initial register values

- $R 2$ is " $A$ ", $R 3$ is " $B$ ", $R 4$ will be " $C$ "

$$
\begin{gathered}
\text { While }(B>0) \\
\qquad C=C+A \\
B=B-1
\end{gathered}
$$

- $R 0$ is zero, $R 1$ is one

End program with infinite loop
What should the control memory contents be?

|  | Add/ <br> Sub | $\mathrm{A}_{\text {R1 }}$ | $\mathrm{A}_{\text {R2 }}$ | WE | $\mathrm{A}_{\mathrm{W}}$ | Next $_{\mathrm{nz}}$ | Next $_{\mathrm{p}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| \#0 | $\mathbf{0}$ | R3 | R0 | $\mathbf{0}$ | $\mathbf{X}$ | \#3 | \#1 |
| \#1 | $\mathbf{0}$ | R4 | R2 | $\mathbf{1}$ | $\mathbf{R 4}$ | \#2 | \#2 |
| \#2 | $\mathbf{1}$ | R3 | R1 | $\mathbf{1}$ | R3 | \#0 | \#0 |
| \#3 | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{X}$ | \#3 | \#3 |

Can we make it multiply?

Goal: A * B into C Initial register values

- $R 2$ is " $A$ ", $R 3$ is " $B$ ", $R 4$ will be " $C$ "
- $R 0$ is zero, $R 1$ is one

End program with infinite loop
What should the control memory contents be?

|  | Add/ <br> Sub | A R1 | A $_{\text {R2 }}$ | WE | A $_{W}$ | Next $_{n z}$ | Next $_{p}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| \#0 |  |  |  |  |  |  |  |
| \#1 |  |  |  |  |  |  |  |
| \#2 |  |  |  |  |  |  |  |
| \#3 |  |  |  |  |  |  |  |

CSE 240

## Multiply Execution Trace

| Cycle | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PC | $\# 0$ | $\# 1$ | $\# 2$ | $\# 0$ | $\# 1$ | $\# 2$ | $\# 0$ | $\# 3$ |
| R0 | 0 |  |  |  |  |  |  |  |
| R1 | 1 |  |  |  |  |  |  |  |
| R2 ("A") | 5 |  |  |  |  |  |  |  |
| R3 ("B") | 2 |  |  | 1 |  |  | 0 |  |
| R4 ("C") | 0 |  | 5 |  |  | 10 |  |  |
| R5 | --- |  |  |  |  |  |  |  |
| R6 | --- |  |  |  |  |  |  |  |
| R7 | --- |  |  |  |  |  |  |  |

## Can we make it divide?

Goal: A / B into C

## Initial register values

- $R 2$ is " $A$ ", $R 3$ is " $B$ ", $R 4$ will be " $C$ "
- $\mathrm{R0} 0$ is zero, R 1 is one


## End program with infinite loop

What should the control memory contents be?

|  | Add/ <br> Sub | $A_{R 1}$ | $A_{R 2}$ | WE | $A_{W}$ | Next $_{n z}$ | Next $_{p}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ |  |  |  |  |  |  |  |
| $\mathbf{1}$ |  |  |  |  |  |  |  |
| $\mathbf{2}$ |  |  |  |  |  |  |  |
| $\mathbf{3}$ |  |  |  |  |  |  |  |

CSE 240

Can we make it divide?

Goal: A / B into C
Initial register values

- $R 2$ is " $A$ ", $R 3$ is " $B$ ", $R 4$ will be " $C$ "
- $R 0$ is zero, $\mathbf{R 1}$ is one

$$
\begin{aligned}
& A=A-B \\
& \text { If }(A+1>0) \longleftarrow A>=0 \\
& \quad C=C+1 \\
& \quad \text { goto start }
\end{aligned}
$$

End program with infinite loop
What should the control memory contents be?

|  | Add/ <br> Sub | A $_{\text {R1 }}$ | A $_{\text {R2 }}$ | WE | A $_{W}$ | Next $_{n z}$ | Next $_{p}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{1}$ | R2 | R3 | $\mathbf{1}$ | R2 | \#1 | \#1 |
| $\mathbf{1}$ | $\mathbf{0}$ | R2 | R1 | $\mathbf{0}$ | $\mathbf{X}$ | \#3 | \#2 |
| $\mathbf{2}$ | $\mathbf{0}$ | R4 | R1 | $\mathbf{1}$ | R4 | \#0 | \#0 |
| $\mathbf{3}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{X}$ | \#3 | \#3 |

CSE 240

How might we improve our processing machine?
More operations \& conditions

- And, Not?
- Control next operation via any of negative/positive/zero combinations


## More data storage?

- Add a separate data memory structure
- Register file used as "temporary" storage
- Add new logic elements to read and write this memory

How would we sum all the numbers in memory?

- Need "addressing modes" to allow this
- E.g., Read from the location in memory specified by R1

Smaller encoding

- Use fewer bits for "Next" (too large when control memory is big)
- Also want more "dynamic" control

CSE 240 E.g., next operation is at the location specified by R1's value

Simple Processing Machine -- Modified


## Divide for Modified Machine

## Goal: A / B into C

 Initial register values- $R 2$ is " $A$ ", $R 3$ is " $B$ ", $R 4$ will be " $C$ "
- $R 0$ is zero, $R 1$ is one

End program with infinite loop
What should the control memory contents be?

|  | Add/ <br> Sub | $A_{R 1}$ | $A_{R 2}$ | WE | $A_{W}$ | $\mathrm{~N} / \mathrm{Z} / \mathrm{P}$ | Next |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | R2 | R3 | 1 | R2 | $\mathbf{0 0 0}$ | $\mathbf{X}$ |
| 1 | 0 | R2 | R1 | 0 | X | $\mathbf{1 0 0}$ | \#3 |
| 2 | 1 | R4 | R1 | 1 | R4 | $\mathbf{1 1 1}$ | \#0 |
| 3 | X | X | X | 0 | X | $\mathbf{1 1 1}$ | \#3 |

$A=A-B$
If ( $\mathrm{A}>=0$ )
$C=C+1$
goto start

## Warning!

## This is a bottom-up course

- No secrets, no magic
e.g., gates build on transistors, logic circuits from gates, etc.

But... some of this lecture is top-down

- You'll have to trust me for a couple slides
- Start with very abstract discussion of computer architecture
- Meet with Chapter 3 material soon


## A Little Contex

## 1943. ENIAC

- First general electronic computer (Presper Eckert and John Mauchly) (Or was it Atananasoff in 1939? Or Konrad Zuse in 1941?)
- 18,000 tubes (had to replace 50 a day!)

Memory: 20 10-digit numbers (decimal)

- Hard-wired program (via dials, switches, and cables)
- Completed in 1946


## 1944: Beginnings of EDVAC

- Among other improvements, includes program stored in memory
Gave birth to UNIVAC-I (1951)

- Completed in 1952


## Remember Finite State Machines?



## Von Neumann Model



CSE 240
5-21

## Processing Unit

## Functional Units

- ALU = Arithmetic and Logic Unit
- Could have many functional units (some special-purpose,
e.g., multiply, square root, ...)
- LC-3: ADD, AND, NOT


## PROCESSING UNIT

Registers

- Small, temporary storage
- Operands and results of functional units
- LC-3: eight register (R0, ..., R7)

Word Size

- Number of bits normally processed by ALU in one instruction
- Also width of registers
- LC-3: 16 bits

CSE 240

## Memory

$k \times m$ array of stored bits ( $k$ is usually $2^{\boldsymbol{n}}$ )

## Address

- Unique (n-bit) identifier of location


## Contents

- m-bit value stored in location


## Basic Operations



- Load: read a value from a memory location
- Store: write a value to a memory location

Input and Output
Devices get data into and out of computer Input Keyboard Mouse Scanner Disk

Output
Monitor
Printer
LED Disk

Each device has own interface

- LC-3 uses "memory-mapped registers"
$>$ Access with normal loads and stores
- LC-3 supports keyboard (input) and display (output)
$>$ Keyboard: data register (KBDR) and status register (KBSR)
$>$ Text display: data register (DDR) and status register (DSR)
- Graphical display: later..

Some devices provide both input and output

- Disk, network

Software that controls device access

- Driver

CSE 240

## Control Unit

## Orchestrates execution of the program



## Program Counter (PC)

- Contains the address of the next instruction to execute Control Unit
- Reads an instruction from memory (at PC)
- Interprets the instruction
- Generates signals that tell the other components what to do
- Instruction may take many machine cycles to complete


## Instruction Set Architecture

ISA = Programmer-visible components \& operations

- Memory organization
> Address space -- how may locations can be addressed?
> Addressibility -- how many bits per location?
- Register set
> How many? What size? How are they used?
- Instruction set
$>$ Opcodes
> Data types
> Addressing modes
All information needed to write/gen machine language program


## Instructions

## Fundamental unit of work

## Constituents

- Opcode: operation to be performed
- Operands: data/locations to be used for operation

Encoded as a sequence of bits (just like data!)

- Sometimes have a fixed length (e.g., 16 or 32 bits)
- Control unit interprets instruction
$>$ Generates control signals to carry out operation
- Atomic: operation is either executed completely, or not at all


## Instruction Set Architecture (ISA)

- Computer's instructions, their formats, their behaviors CSE 240


## LC-3: Memory and Registers

## Memory

- Address space: $2^{16}$ locations (16-bit addresses)
- Addressibility: 16 bits


## Registers

- Temporary storage, accessed in a single machine cycle
$>$ Memory access generally takes longer
- Eight general-purpose registers: R0-R7
$>$ Each 16 bits wide
$>$ How many bits to uniquely identify a register?
- Other registers
$>$ Not directly addressable, but used by (and affected by) instructions
$>P C$ (program counter), condition codes, etc.


## LC-3: Instructions

Opcodes

- 16 opcodes
- Operate instructions: ADD, AND, NOT, (MUL)
- Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- Control instructions: BR, JSR, JSRR, RET, RTI, TRAP
- Some opcodes set/clear condition codes, based on result $>N=$ negative ( $<0$ ), $Z=$ zero ( $=0$ ), $P=$ positive ( $>0$ )
Data Types
- 16-bit 2's complement integer


## Addressing Modes

- How is the location of an operand specified?
- Non-memory addresses: register, immediate (literal)
- Memory addresses: base+offset, PC-relative, indirect


## Example: LC-3 ADD Instruction

## LC-3 has 16-bit instructions

- Each instruction has a four-bit opcode, bits [15:12]

LC-3 has eight registers (R0-R7) for temporary storage

- Sources and destination of ADD are registers

"Add the contents of R2 to the contents of R6, and store the result in R6."


## LC-3 Instruction

## Summary <br> (inside back cover)

CSE 240


## Example: LC-3 LDR Instruction

Reads data from memory

## Base + offset addressing mode

- Add offset to base register to produce memory address
- Load from memory address into destination register

"Add the value 6 to the contents of R3 to form a memory address. Load the contents of memory at that address and place the resulting data in R2."


## Changing the Sequence of Instructions

## Recall FETCH

- Increment PC by 1


## What if we don't want linear execution?

- E.g., loop, if-then, function call


## Need instructions that change PC

- Jumps are unconditional > Always change the PC
- Branches are conditional
$>$ Change the PC only if some condition is true e.g., the contents of a register is zero


## LC-3: Operate Instructions

## Only three operations

- ADD, AND, NOT, (MUL)

Source and destination operands are registers

- Do not reference memory
- ADD and AND can use "immediate" mode, (i.e., one operand is hard-wired into instruction)

Will show abstracted datapath with each instruction

- Illustrate when and where data moves to accomplish desired op.


## Example: LC-3 JMP Instruction

Set the PC to the value of a register

- Fetch next instruction from this address

"Load the contents of register R3 into the PC."

CSE 240

NOT (Register)



Convention
source destination

Note: DR and SR could
be the same register
CSE 240

ADD (Register)

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



CSE 240


SEXT = Sign Extension
CSE 240

Using Operate Instructions: OR
How do we OR two numbers?

## Goal

- R1 <- R2 OR R3 (no such instruction in LC-3!)

Idea (Use DeMorgan's Law)

- A OR B = NOT(NOT(A) AND NOT(B))

1. $R 4$ <- NOT R2
2. R5 <- NOT R3
3. R1 <- R4 AND R5
4. R5 <- NOT R1

## Using Operate Instructions: Copying

How do we copy a number from register to register?

```
Goal
    - R1 <- R2 (no such instruction in LC-3!)
```

Idea (Use immediate)
- R1 <- R2 + 0

## Could we use AND?

## Data Movement Instructions

Load: read data from memory to register

- LD: PC-relative mode
- LDR: base+offset mode
- LDI: indirect mode


## Store: write data from register to memory

- ST: PC-relative mode
- STR: base+offset mode
- STI: indirect mode


## Load effective address

- Compute address, save in register, do not access memory
- LEA: immediate mode


## Using Operate Instructions: Clearing

How do we set a register to 0 ?

## Goal

- R1 <- 0 (no such instruction in LC-3!)

Idea

- R1 <- R1 AND 0


## PC-Relative Addressing Mode

Want to specify address directly in the instruction

- But an address is 16 bits, and so is an instruction!
- After subtracting 4 bits for opcode and 3 bits for register, we have 9 bits available for address


## Observation

- Needed data often near currently executing instruction


## Solution

- Add 9 bits in instruction (sign extended) to PC (of next instruction) to form address

Example: LD: R1 <- Memory[PC+1 + SEXT(Insn[8:0])]

## LD (PC-Relative)



MAR $=$ Memory Address Register $\quad$ MDR $=$ Memory Data Register
CSE 240

## Base + Offset Addressing Mode

## Problem

- With PC-relative mode, can only address words "near" instruction
- What about the rest of memory?


## Solution

- Use a register to generate a full 16-bit address


## Idea

- 4 bits for opcode, 3 for src/dest register, 3 bits for base register
- Remaining 6 bits are used as a signed offset
- Offset is sign-extended before adding to base register
- I.e., Instead of adding offset to PC, add it to base register

Example: LDR: R1 <- Memory[R2+SEXT(Insn[5:0])]

ST (PC-Relative)


CSE 240


## STR (Base+Offset)




CSE 240

LDI (Indirect)




CSE 240

## Load Effective Address

## Problem

- How can we compute address without also LD/ST-ing to it?


## Solution

- Load Effective Address (LEA) instruction


## Idea

- LEA computes address just like PC-relative LD/ST
- Store address in destination register (not data at that address)
- Does not access memory
- Example: LEA: R1 <- PC + SEXT(Insn[8:0])]

LEA

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 0



CSE 240

## Control Instructions

Alter the sequence of instructions

- Changing the Program Counter (PC)

Conditional Branch

- Branch taken if a specified condition is true
$>$ New PC computed relative to current PC
- Otherwise, branch not taken
$>P C$ is unchanged (I.e., points to next sequential instruction)
Unconditional Branch (or Jump)
- Always changes the PC
- Target address computed PC-relative or Base+Offset

Trap

- Changes PC to start of OS "service routine"
- When routine is done, execution resumes after TRAP instruction CSE 240


## Condition Codes

## LC-3 has three 1-bit condition code registers

N -- negative
Z -- zero
P -- positive (greater than zero)

Set/cleared by instructions that store value to register

- e.g., ADD, AND, NOT, LD, LDR, LDI, LEA (but not ST)


## Exactly one will be set at all times

- Based on the last instruction that altered a register



## Example: Using Branch Instructions

## Goal

- Compute sum of 12
integers


## Input

- Numbers start at x3100


## Output

- Register R3


## Program



- Starts at x3000

Example: Summing Program


CSE 240

## JMP

JMP | 1 | 1 | 0 | 0 | 0 | 0 | 0 | BaseR | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 0



Jump Instructions
Jump is an unconditional branch (i.e., always taken)

## Destination

- PC set to value of base register encoded in instruction
- Allows any branch target to be specified
- Pros/Cons versus BR?

CSE 240

TRAP

Calls operating system "service routine"

- Identified by unsigned 8-bit trap vector -- Zero Extension (ZEXT)
- Execution resumes after OS code executes (more later)

| vector | routine |
| :---: | :--- |
| x23 | input a character from the keyboard |
| x21 | output a character to the monitor |
| x25 | halt the program (HALT) |

## Addressing Mode Summary

## Register

- $\mathbf{R 1}<-\mathbf{R 1}+\mathbf{R} \mathbf{2}$
- R1 <- NOT R2


## Immediate

- R1 <- R1 + -2


## Base+Offset

- R1 <- Mem[R2+4]
- Mem[R2+4] <- R1


## PC-Relative

- R1 <- Mem[PC+6]
- Mem[PC+6] <- R1


## Indirect

- R1 <- Mem[Mem[R2+4]]
- Mem[Mem[R2+4]] <- R1

CSE 240

An (incomplete) LC-3 Implementation


Execute one instruction per cycle

- Much simpler than implementation in book

All phases happen in one cycle

## Remember this?



ADD


CSE 240

|  | Opcode |  | Control |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instr | I[15:12] | 1[5] | 0 | (1) | (2) | 3 | 4 | 5 | ( | (1) | 8 | 9 |
| ADD | 0001 | 0 | 1[8:6] | I[2:0] | [ $11: 9]$ | 1 | 00 | 00 | 0 | 1 | 0 | 1 |



|  | Opcode |  | Control |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instr | I[15:12] | 1[5] | 0 | (1) | (2) | 3 | 4 | 5 | (6) | $\theta$ | 8 | (9) |
| LDR | 0110 | - | [8:6] | - | [11:9] | 1 | 2 | 00 | 0 | 0 | 0 | 1 |

CSE 240

## An (incomplete) LC-3 Implementation



AND? NOT? What changes would you make?
(LDI/STI? JSR? RTI?)

## Another Example

Count the occurrences of a character in a file

- Program begins at location $\times 3000$
- Read character from keyboard
- Load each character from a "file"
$\rightarrow$ File is a sequence of memory locations
$>$ Starting address of file is stored in the memory location immediately after the program
- If file character equals input character, increment counter
- End of file is indicated by a special ASCII value: EOT (x04)
- At the end, print the number of characters and halt (assume there will be fewer than 10 occurrences of the character)


## A special character used to indicate the end of a sequence

is often called a sentinel

- Useful when you don't know ahead of time how many times to execute a loop


## Flow Chart

Input: Mem[x3012] (address of "file")
Output: Print count to display


CSE 240

Program


CSE 240
$R 2 \leftarrow 0$ (Count) $R 3 \leftarrow$ Mem[x3012] (Ptr) Input to R0 (TRAP x23)

Program (1 of 2)


Program (2 of 2)


CSE 240

Aside: Machine Language Programming Is Hard!

(Altair 8800, 1975)

## Summary

## Many instructions

- ISA: Programming-visible components and operations
- Behavior determined by opcodes and operands $>$ Operate, Data, Control
- Control unit "tells" rest of system what to do (based on opcode)
- Some operations must be synthesized from given operations (e.g., subtraction, logical or, etc.)


## Concepts

- Addressing modes
- Condition codes and branching/jumping

Bit-level programming bites!

