# Chapter 3 <br> Digital Logic Structures 

Based on slides © McGraw-Hill<br>Additional material @ 2004/2005/2006 Lewis/Martin

Transistor: Building Block of Computers
Microprocessors contain millions of transistors

- Intel Pentium 4 (2000): 48 million
- IBM PowerPC 750FX (2002): 38 million
- IBM PowerPC G5 (2003): 58 million
- Intel Core Duo 2 (2006): 291 million (192+ million in cache alone)

Logically, each transistor acts as a switch Combined to implement logic functions

- AND, OR, NOT

Combined to build higher-level structures

- Adder, multiplexer, decoder, register, ...

Combined to build processor

- LC-3


How do we represent data in a computer?
At the lowest level, a computer has electronic "plumbing"

- Operates by controlling the flow of electrons


## Easy to recognize two conditions:

1. Presence of a voltage - we'll call this state " 1 "
2. Absence of a voltage - we'll call this state " 0 "


Computer use transistors as switches to manipulate bits

- Before transistors: tubes, electro-mechanical relays (pre 1950s)
- Mechanical adders (punch cards, gears) as far back as mid-1600s

Before describing transistors, we present an analogy...

A Transistor Analogy: Computing with Air

## Use air pressure to encode values

- High pressure represents a "1" (blow)
- Low pressure represents a "0" (suck)

Valve can allow or disallow the flow of air

- Two types of valves



## Pressure Inverter (Low to High)



Pressure Inverter


## Pressure Inverter (High to Low)



CSE 240

## Transistors as Switches

Two types
• N-type

- P-type
Properties
- Solid state (no moving parts)
- Reliable (low failure rate)
- Small (90nm channel length)
- Fast (<0.1ns switch latency)


## N-type MOS Transistor

- When Gate has positive voltage, short circuit between \#1 and \#2 (switch closed)
- When Gate has zero voltage, open circuit between \#1 and \#2 (switch open)


CSE 240
3-13

Inverter (NOT Gate)


## P-type MOS Transistor

P-type is complementary to n-type

- When Gate has positive voltage, open circuit between \#1 and \#2 (switch open)
- When Gate has zero voltage, short circuit between \#1 and \#2 (switch closed)


CSE 240
3-14

## CMOS Circuit

Inverter is an example of Complementary MOS (CMOS)
Uses both n-type and p-type MOS transistors

- p-type
$>$ Attached to POWER (high voltage)
$>$ Pulls output voltage UP when input is zero
- n-type
$>$ Attached to GROUND (low voltage)
$>$ Pulls output voltage DOWN when input is one

For all inputs, make sure that output is either connected to GROUND or to POWER, but not both! (why?)


AND Gate


CSE 240
3-18


CSE 240
Note: Serial structure on top, parallel on bottom.

OR Gate


## Basic Gates

## From Now On... Gates

- Covered transistors mostly so that you know they exist
- Note: "Logic Gate" not related to "Gate" of transistors

Will study implementation in terms of gates

- Circuits that implement Boolean functions


More complicated gates from transistors possible - XOR, Multiple-input AND-OR-Invert (AOI) gates

## Visual Shorthand for Multi-bit Gates

Use a cross-hatch mark to group wires

- Example: calculate the AND of a pair of 4-bit numbers
- $A_{3}$ is "high-order" or "most-significant" bit
- If " $A$ " is 1000 , then $A_{3}=1, A_{2}=0, A_{1}=0, A_{0}=0$


## More than 2 Inputs?

## AND/OR can take any number of inputs

- AND = 1 if all inputs are 1
- OR = 1 if any input is 1
- Similar for NAND/NOR


## Implementation

- Multiple two-input gates or single CMOS circuit








## Logical Completeness

AND, OR, NOT can implement ANY truth table


CSE 240
3-25

DeMorgan's Law
Converting AND to OR (with some help from NOT) Consider the following gate: To convert AND to OR (or vice versa),
$\overline{\overline{\mathbf{A}} \mathbf{A N D} \overline{\mathbf{B}}}=\mathbf{A} \mathbf{O R} \mathbf{B} \quad$ invert inputs and output

| A | B | A | $\bar{B}$ | A AND $\bar{B}$ | $\overline{\bar{A}}$ AND $\bar{B}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 |



CSE 240
Why might this be useful?

## Logical Completeness via PLAs

Any truth table as a Programmable Logic Array (PLA)

- Traditionally a grid of AND and OR gates
- Configurable by removing wires

Single-output custom PLA (as on previous slide):

- One AND gate per row with " 1 " in output in truth table
- Maximum number of AND gates: $\mathbf{2}^{\mathbf{n}}$ for n inputs
- One OR gate


## Multiple-output custom PLA:

- Build multiple single-output PLAs
- Share AND gates "in common"
- One OR gate per output column in truth table


## Summary

MOS transistors: switches to implement logic functions

- n-type: connect to GROUND, turn on (with 1 ) to pull down to 0
- p-type: connect to POWER, turn on (with 0 ) to pull up to 1


## Basic gates: NOT, NOR, NAND

- Logic functions are usually expressed with AND, OR, and NOT
- Universal: any truth table to simple gates (via a PLA)


## DeMorgan's Law

- Convert AND to OR (and vice versa) by inverting inputs/output

Ok, we now have simple logic gates

- Next up: how do we combine them into something useful?


## Chapter 3 <br> Digital Logic Structures

Based on slides © McGraw-Hill Additional material © 2004/2005/2006 Lewis/Martin

## AND, OR, NOT Gates: What Good Are They?

## Last time:

- Transistors and gates
- Can implement any logical function using gates (using PLAs)


## Today:

- We'll use gates to create some building blocks of a processor
- One goal: automate binary arithmetic from Chapter 2
- Continuing on our bottom-up journey


## Next time:

- Storing bits (memory)
- Circuits with "state"


## Incrementer

Let's create a incrementer

- Input: A (as a 16-bit 2's complement integer)
- Output: A+1 (also as a 16-bit 2's complement integer)


## Approach \#1 (impractical):

- Use PLA-like techniques to implement circuit
- Problem: $\mathbf{2}^{16}$ or 65536 rows, 16 output columns
- In theory, possible; in practice, intractable


## Approach\#2 (pragmatic):

- Create a 1-bit incrementer circuit
- Replicate it 16 times

One-bit Incrementer
Implement a single-column of an incrementer


Aside: XOR


CSE 240

## N-bit Incrementer, continued

How do we handle the least-significant bit?


## N-bit Incrementer

Chain N 1-bit incrementers together


## Adder

Conceptually similar to an incrementer

- Build a one-bit slice, replicate $\boldsymbol{n}$ times

$$
\begin{array}{r}
000010^{1} 1 \\
+001101_{1} 1 \\
\hline 00111100
\end{array}
$$



## One-bit Adder

Add two bits and carry-in produce one-bit sum and carry-out

| $A$ | $B$ | $C_{\text {in }}$ | $S$ | $C_{\text {out }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

CSE 240



## Aside: Efficient Adders

## Full disclosure:

- Our adder: Ripple-carry adder
- No one (sane) actually uses ripple-carry adders
- Why? way too slow
- Latency proportional to $n$


## We can do better

- Many ways to create adders with latency proportional to $\log _{2}(n)$
- In theory: constant latency (build a big PLA)
- In practice: too much hardware, too many high-degree gates
- "Constant factor" matters, too
- More on this topic in CSE371


## Subtracter

Build a subtracter from an adder

- Calculate A-B = A + -B
- Negate B
- Recall -B = NOT(B) + 1


Now, let's create an adder/subtracter


CarryOut: useful for detecting overflow

Carryln: assumed to be zero if not present
...But First, The Multiplexer (MUX)

## Selector/Chooser of signals

## - Multi-way switch



CSE 240



## Adder/Subtracter - Approach \#1



## The Multiplexer (MUX)

## In general

- $N$ select bits chooses from $2^{\mathrm{N}}$ inputs
- An incredibly useful building block


## Multi-bit muxes

- Can switch an entire "bus" or group of signals
- Switch n-bits with $n$ muxes with the same select bits


Adder/Subtracter - Approach \#2


Adder/Subtracter


## Ok, So We Can Add and Subtract

## Other arithmetic operations similar

- Even floating point operations

We can calculate; but we can't remember

- Next time: storage and memory
- After that: simple "state machines"
- After that: a simple processor

Remember: readings, quizzes, and homework

- Homework 2 due Friday

CSE 240

## Combinational vs. Sequential Logic <br> Combinational Circuit

- Always gives the same output for a given set of inputs $>$ For example, adder always generates sum and carry, regardless of previous inputs


## Sequential Circuit

- Stores information
- Output depends on stored information (state) plus input $>$ Given input might produce different outputs, depending on stored information
- Example: ticket counter
$>$ Advances when you push the button
$>$ Output depends on previous state
- Useful for building "memory" elements and "state machines"


## Chapter 3 <br> Digital Logic Structures

Based on slides © McGraw-Hill Additional material © 2004/2005/2006 Lewis/Martin

## Storage - Cross-Coupled Inverters

Cross-coupled inverters (INV) gates

- Holds value $Q$ and $Q^{\prime}\left(Q^{\prime}\right.$ is the same as $\bar{Q}$ )

- Read: get value from either $\mathbf{Q}$ or $\mathbf{Q}$

Maintains its "state", but how do we change the state?

- Write: Option \#1: put opposite values on Q and Q' simultaneously $>$ Requires "analog" overdriving of $\mathbf{Q}$ and $\mathbf{Q}$ '


## Storage - NANDs

Option \#2: "Digital" alternative for changing state

Write: change Q to one



Maintains state


Write: change $\mathbf{Q}$ to zero
R

R


CSE 240
R Maintains state even after $R=1_{3-49}$

## Storage - Cross-Coupled NANDs (R-S Latch)

What happens with $\mathrm{S}=0$ and $\mathrm{R}=0$ ?

- Short answer: bad things
- Long answer: value stored will depend on timing on circuit

- Does $\mathbf{S}$ or $\mathbf{R}$ go to one first?
$>$ If they change at the same time?
$>$ Oscillation or meta-stability can result
- Let's make sure this can never happen...


## Gated D-Latch

## Add logic to an R-S latch

- Create a better interface

Two inputs: D (data) and WE (write enable)

- When WE = 1 , latch is set to value of $D$

$$
>S=\operatorname{NOT}(\mathrm{D}), \mathrm{R}=\mathrm{D}
$$

- When WE = 0 , latch continues to hold previous value

$$
>S=R=1
$$

- Does not allow $\mathrm{S}=0, \mathrm{R}=0$ case to occur



## Register

A register stores a multi-bit value

- A collection of D-latches, controlled by a common WE
- When WE=1, $n$-bit value $D$ is written to register



## Let's Try to Build a Counter



How quickly will this count?

- Timing dependent

Will it even work?

- Probably not
- D-latches are "transparent"
$>$ Allows next input to immediately flow to output
> Outputs will never be "stable"


## Aside: More on Representing Multi-bit Values

## Number bits from right (0) to left ( $\mathrm{n}-1$ )

- Just a convention -- could be left to right, but must be consistent Use brackets to denote range:
$D[1: r]$ denotes bit I to bit $r$, from left to right



## What's Missing? The Clock

A clock controls when registers are "updated"

- Oscillating global signal with fixed period
- Typical clock frequencies today: a couple of gigahertz

- Corresponds to <1 nanosecond between one rise and the next
- Generated on-chip by special circuitry (for example, oscillating ring of inverters)


## Let's Try Again: a Counter



## Solves half the problem

- Controls the rate of updates


## Remaining problem

- When clock=1, same problem
- D-latches are still transparent

CSE 240

## clock

$\qquad$


Example of Incorrect Operation
Set WE (Write Enable) to 1


## clock

$\qquad$ I



Example of Incorrect Operation

## Incrementer calculates 1st bit



CSE 240
3-61

## clock


$\square$
Example of Incorrect Operation Incrementer calculates 3rd bit, 2nd bit latched, 1st bit re-calculated


## Correct Operation

Additional D-latches, WE is NOT(Clock) and Clock Initial state: $\mathbf{0 1 0}_{\mathbf{2}}$


CSE 240


Correct Operation
D latches write new value: $\mathbf{0 1 1}{ }_{2}$
Goal: $\mathbf{1 0 0}_{2}$

$\qquad$

## Correct Operation

Clock switches to $1,2 n d$ latch $W E=1$


CSE 240

## Correct Operation

Incrementer begins calculation

clock


Correct Operation
Incrementer calculates 2nd bit,
First bit not written to latch


CSE 240
教


Correct value ready to latch $\left(\mathbf{1 0 0}_{2}\right)$, circuit quiescent

clock


## Correct Operation

Incrementer calculates 3rd bit, 1st, 2nd bits not written to latch


CSE 240

## Correct Operation

## Clock changes to 0


clock


Correct Operation
2nd set of latches write correct value, circuit quiescent


CSE 240

D Flip-Flop (or master-slave flip-flop)
D Flip-Flop is a pair of $D$ latches

- Stupid name, but it stuck
- Isolate next state from current state

Latch \#2


## Two phases:

- Clock $=1$, Clock $=0$



## Phase 2

- Clock = 0
- Latch 1: writing enabled $\left(Q_{i n t e r}=D\right)$
- Latch 2: writing disabled (output is stable Q)

Back to Phase 1

- $\mathbf{Q}$ becomes $\mathbf{Q}_{\text {inter }}$

CSE 240

## Working Counter

Use a clocked register (made of D flip-flops)


## More simply

- If WE = 1 assumed if WE is not present



## Use WE input for conditional counter (stop watch)

## Latches \& Flip-Flops

## Latches

- "level triggered" (high or low)
- "transparent"


## Flip-Flops

- "edge triggered" (rising/positive edge or falling/negative edge)
. "non-transparent" or "opaque" or just "latch" (!!!)

Flip-Flops have WE (write enable) signals, too

- Uses a gate to suppress the rising (or falling) edge of clock
- Once internalized in FF, no need to manipulate clock with logic
- Otherwise manipulating clock with logic usually a bad idea ${ }^{\text {TM }}$

CSE 240

## Memory

Now that we know how to store bits, we can build a memory - a logical $\boldsymbol{k}$ by $\boldsymbol{m}$ array of stored bits


## Memory Interface



3-81

The Decoder
$n$ inputs, $2^{n}$ outputs

- Exactly one output is $\mathbf{1}$ for each possible input pattern

$2^{2}$ by 3-bit memory - Multiple "Ports"


## Independent Read/Write



$2^{2}$ by 3-bit memory - Multiple Read Ports


## More Memory Details

This is still not the way actual memory is implemented

- Real memory: fewer transistors, denser, relies on analog properties


## But the logical structure is similar

- Address decoder
- Word select line, word write enable
- Bit line

Two basic kinds of RAM (Random Access Memory)
Static RAM (SRAM) - 6 transistors per bit

- Fast, maintains data as long as power applied

Dynamic RAM (DRAM) - 1 transistor per bit

- Denser but slower, destructive read, bit storage decays - must be periodically refreshed (like a leaky balloon)


## State Machine

## Another type of sequential circuit

- Combines combinational logic with storage
- "Remembers" state, and changes output (and state) based on inputs and current state


CSE 240

## State

The state of system is snapshot of all relevant elements of system at moment snapshot is taken

## Examples

- The state of a basketball game can be represented by the scoreboard
$>$ Number of points, time remaining, possession, etc.
- The state of a tic-tac-toe game can be represented by the placement of X's and O's on the board (and turn)


## Combinational vs. Sequential

Two types of "combination" locks


## Combinational

Success depends only on the values, not the order in which they are set.


## Sequential

Success depends on the sequence of values (e.g, R-13, L-22, R-3).

## State of Sequential Lock

Our lock example has four different states, labeled A-D:
A: The lock is not open,
and no relevant operations have been performed
B :The lock is not open,
and the user has completed the R -13 operation
C: The lock is not open,
and the user has completed R-13, followed by L-22
D:The lock is open

## Sequential Lock State Diagram

## Shows states and actions that cause a transition between

 states

## Implementing a Finite State Machine

## Combinational logic

- Determine outputs and next state.

Storage elements

- Maintain state representation.



## Complete Example

## A blinking traffic sign

- No lights on
- 1 \& 2 on
- 1, 2, 3, \& 4 on
- 1, 2, 3, 4, \& 5 on
- (repeat as long as switch is turned on)

CSE 240


3-97

Traffic Sign State Diagram: State 00


## Traffic Sign State Diagram



Traffic Sign State Diagram: State 01



Traffic Sign State Diagram: State 00


Transition on each clock cycle.

Traffic Sign State Diagram: State 11

3-102

CSE 240
Transition on each clock cycle.


Traffic Sign Truth Tables
Outputs
Next State: $\mathrm{S}_{1} \mathrm{~S}_{0}{ }^{\prime}$
(depend only on state: $\mathrm{S}_{1} \mathrm{~S}_{0}$ )


## Traffic Sign Logic



CSE 240

## Programmable State Machines

Change to a two-state pattern:

$$
\text { - All off } \quad \stackrel{\circ}{\circ} \circ \underbrace{\circ}_{\text {State: } 00} \text { State: } 10 \text { State: } 00
$$



| $\ln / \mathrm{S}_{\mathbf{1}} \mathrm{S}_{0}$ | S |
| :---: | :---: |
| 000 | 00 |
| 001 | - |
| 010 | 00 |
| 011 | -- |
| 100 | 10 |
| 101 | - |
| 110 | 00 |
| 111 | -- |

## Programmable State Machines

## What if we want to change the pattern of the sign?

- An alternative state machine implementation
- Use a memory indexed by state number

| $\ln / \mathrm{S}_{1} / \mathrm{S}_{0}$ | S |
| :---: | :---: |
| 000 | 00 |
| 001 | 00 |
| 010 | 00 |
| 011 | 00 |
| 100 | 01 |
| 101 | 10 |
| 110 | 11 |
| 111 | 00 |

## From Logic to Data Path

The data path of a computer is all the logic used to process information.

- See the data path of the LC-3 on next slide


## Combinational Logic

- Decoders -- convert instructions into control signals
- Multiplexers -- select inputs and outputs
- ALU (Arithmetic and Logic Unit) -- operations on data

Sequential Logic

- State machine -- coordinate control signals and data movement
- Registers and latches -- storage elements



## Looking Forward...

## We've touched on basic digital logic

- Transistors
- Gates
- Storage (latches, flip-flops, memory)
- State machines


## Built some simple circuits

- Incrementer, adder, subtracter, adder/subtracter
- Counter (consisting of register and incrementer)
- Hard-coded traffic sign state machine
- Programmable traffic sign state machine

Up next: a computer as a (simple?) state machine
CSE 240

## Next Time

## Topic

- The von Neumann Model


## Readings

- Chapter 4.0-4.2


## Online quiz

- You know the drill!

