CIS 501 Computer Architecture

Unit 9: Multicore (Shared Memory Multiprocessors)

Slides originally developed by Amir Roth with contributions by Milo Martin at University of Pennsylvania with sources that included University of Wisconsin slides by Mark Hill, Guri Sohi, Jim Smith, and David Wood.

CIS 501 (Martin/Roth): Multicore

Readings

- H+P
 - Chapter 4

This Unit: Shared Memory Multiprocessors

- App App App System software
 - Thread-level parallelism (TLP)
 - Shared memory model
 - Multiplexed uniprocessor
 - Hardware multihreading
 - Multiprocessing
 - Synchronization
 - Lock implementation
 - Locking gotchas
 - Cache coherence
 - Bus-based protocols
 - Directory protocols
 - Memory consistency models

CIS 501 (Martin/Roth): Multicore


2

Multiplying Performance

- A single processor can only be so fast
 - Limited clock frequency
 - Limited instruction-level parallelism
 - Limited cache hierarchy
- What if we need even more computing power?
 - Use multiple processors!
 - But how?
- High-end example: Sun Ultra Enterprise 25k
 - 72 UltraSPARC IV+ processors, 1.5Ghz
 - 1024 GBs of memory
 - Niche: large database servers
 - \$\$\$



Multicore: Mainstream Multiprocessors



Why multicore? What else would you do with 1 billion transistors?

CIS 501 (Martin/Roth): Multicore

Multicore chips

• IBM Power5

- Two 2+GHz PowerPC cores
- Shared 1.5 MB L2, L3 tags
- AMD Quad Phenom
 - Four 2+ GHz cores
 - Per-core 512KB L2 cache
 - Shared 2MB L3 cache
- Intel Core i7 Quad
 - Four cores, private L2s
 - Shared 6 MB L3

• Sun Niagara

- 8 cores, each 4-way threaded
- Shared 2MB L2, shared FP
- For servers, not desktop
 - 5

Application Domains for Multiprocessors

- Scientific computing/supercomputing
 - Examples: weather simulation, aerodynamics, protein folding
 - Large grids, integrating changes over time
 - · Each processor computes for a part of the grid
- Server workloads
 - Example: airline reservation database
 - Many concurrent updates, searches, lookups, queries
 - Processors handle different requests
- Media workloads
 - Processors compress/decompress different parts of image/frames
- Desktop workloads...
- Gaming workloads...

But software must be written to expose parallelism

CIS 501 (Martin/Roth): Multicore

6


But First, Uniprocessor Concurrency

- Software "thread"
 - Independent flow of execution
 - Context state: PC, registers
 - Threads generally share the same memory space
 - "Process" like a thread, but different memory space
 - Java has thread support built in, C/C++ supports P-threads library
- Generally, system software (the O.S.) manages threads
 - "Thread scheduling", "context switching"
 - All threads share the one processor
 - Hardware timer interrupt occasionally triggers O.S.
 - Quickly swapping threads gives illusion of concurrent execution
 - Much more in an operating systems course

Multithreaded Programming Model

- Programmer explicitly creates multiple threads
- All loads & stores to a single shared memory space
 - Each thread has a private stack frame for local variables
- A "thread switch" can occur at any time
 - Pre-emptive multithreading by OS
- Common uses:
 - Handling user interaction (GUI programming)
 - Handling I/O latency (send network message, wait for response)
 - Expressing parallel work via Thread-Level Parallelism (TLP)

Simplest Multiprocessor




- Replicate entire processor pipeline!
 - Instead of replicating just register file & PC
 - Exception: share caches (we'll address this bottleneck later)
- Same "shared memory" or "multithreaded" model
 - Loads and stores from two processors are interleaved
- Advantages/disadvantages over hardware multithreading?

CIS 501 (Martin/Roth): Multicore

9

Hardware Multithreading



Shared Memory Implementations

- Multiplexed uniprocessor
 - Runtime system and/or OS occasionally pre-empt & swap threads
 - Interleaved, but no parallelism
- Multiprocessing
 - Multiply execution resources, higher peak performance
 - Same interleaved shared-memory model
 - Foreshadowing: allow private caches, further disentangle cores

• Hardware multithreading

- Tolerate pipeline latencies, higher efficiency
- Same interleaved shared-memory model

All support the shared memory programming model

Shared Memory Issues

- Three in particular, not unrelated to each other
- Synchronization
 - How to regulate access to shared data?
 - How to implement critical sections?
- Cache coherence
 - · How to make writes to one cache "show up" in others?
- Memory consistency model
 - How to keep programmer sane while letting hardware optimize?
 - · How to reconcile shared memory with store buffers?

Parallel Programming

- One use of multiprocessors: multiprogramming
 - Running multiple programs with no interaction between them
 - Works great for a few cores, but what next?
- Otherwise, programmers must express the parallelism
 - "Coarse" parallelism beyond what the hardware can extract
 - Even the compiler can't extract it, except in simple cases
- How?
 - Call libraries that perform well-known computations in parallel
 Example: a matrix multiply routine, etc.
 - Parallel "for" loops, task-based parallelism, ...
 - Add code annotations ("this loop is parallel"), OpenMP
 - Explicitly spawn "threads", OS schedules them on the cores
- Parallel programming: key challenge in multicore revolution


CIS 501 (Martin/Roth): Multicore

13

Identifying Parallelism

 Consider for (I = 0; I < 10000; I++)C[I] = A[I] * B[I];• Or struct acct t { int balance; }; struct acct t accounts[MAX ACCT]; // current balances struct trans t { int id; int amount; }; struct trans t transactions [MAX TRANS]; // debit amounts for (i = 0; i < MAX TRANS; i++) { int id = transactions[i].id; int amount = transactions[i].amount; if (accounts[id].balance >= amount) ł accounts[id].balance -= amount; } Can we do these in parallel? CIS 501 (Martin/Roth): Multicore 14

Example: Parallelizing Matrix Multiply



Example: Bank Accounts

```
struct acct_t { int bal; };
shared struct acct_t accts[MAX_ACCT];
int id, amt; 0: addi r1,accts,r3
if (accts[id].bal >= amt) 1: ld 0(r3),r4
{ 2: blt r4,r2,done
accts[id].bal -= amt; 3: sub r4,r2,r4
} 4: st r4,0(r3)
```

• Example of Thread-level parallelism (TLP)

- Collection of asynchronous tasks: not started and stopped together
- Data shared "loosely" (sometimes yes, mostly no), dynamically
- Example: database/web server (each query is a thread)
 - accts is shared, can't register allocate even if it were scalar
 - id and amt are private variables, register allocated to r1, r2
- Running example

An Example Execution

<u>Thread 0</u> 0: addi r1,accts,r3	<u>Thread 1</u>	Mem 500	Time
1: ld 0(r3),r4			
2: blt r4,r2,done			
3: sub r4,r2,r4			
4: st r4,0(r3)		400	
	0: addi r1,accts,r3		
	1: ld 0(r3),r4 •		ŧ.
	2: blt r4,r2,done		
	3: sub r4,r2,r4		
	4: st r4,0(r3)	300	

- Two \$100 withdrawals from account #241 at two ATMs
 - Each transaction executed on different processor
 - Track accts [241].bal (address is in r3)

CIS 501 (Martin/Roth): Multicore

A Problem Execution

Thread 0 0: addi r1,accts,r3 1: ld 0(r3),r4 ◀ 2: blt r4,r2,done 3: sub r4,r2,r4 <<< Interrupt >>>	<u>Thread 1</u>	Mem 500	Timo
	<pre>0: addi r1,accts,r3 1: ld 0(r3),r4 2: blt r4,r2,done 3: sub r4,r2,r4 4: st r4,0(r3)</pre>	▶ 400	
Problem: wrong acc	ount balance! Why? e access to account balance	▶ 400	
CIS 501 (Martin/Roth): Multicore		18	

Synchronization:


- **Synchronization**: a key issue for shared memory
- Regulate access to shared data (mutual exclusion)
- Low-level primitive: lock (higher-level: "semaphore" or "mutex")
 - Operations: acquire (lock) and release (lock)
 - Region between acquire and release is a critical section
 - Must interleave acquire and release
 - Interfering **acquire** will block
- Another option: Barrier synchronization

```
• Blocks until all threads reach barrier, used at end of "parallel_for" struct acct t { int bal; };
```

CIS 501 (Martin/Roth): Multicore

17

A Synchronized Execution



Strawman Lock (Incorrect)

- Spin lock: software lock implementation
 - acquire(lock): while (lock != 0) {} lock = 1;
 - "Spin" while lock is 1, wait for it to turn 0
 - A0: ld 0(&lock),r6 A1: bnez r6,A0 A2: addi r6,1,r6
 - A3: st r6,0(&lock)

Strawman Lock (Incorrect)

Thread 0	<u>Thread 1</u>	Mem
A0: ld 0(&lock),r6		0
A1: bnez r6,#A0	A0: ld r6,0(&lock)	
A2: addi r6,1,r6	A1: bnez r6,#A0	
A3: st r6,0(&lock)	A2: addi r6,1,r6	
CRITICAL_SECTION	A3: st r6,0(&lock)	
	CRITICAL_SECTION	
		•

- Spin lock makes intuitive sense, but doesn't actually work
 - Loads/stores of two acquire sequences can be interleaved
 - Lock acquire sequence also not atomic
 - Same problem as before!
- Note, **release** is trivially atomic

CIS 501 (Martin/Roth): Multicore

22

A Correct Implementation: SYSCALL Lock

ACQUIRE_L	OCK:
-----------	------

CIS 501 (Martin/Roth): Multicore


A1:	disable_interrupts	atomic
A2:	ld r6,0(&lock)	
A3:	bnez r6,#A0	
A4:	addi r6,1,r6	
A5:	st r6,0(&lock)	
A6:	enable_interrupts	

- A7: return
- Implement lock in a SYSCALL
 - Only kernel can control interleaving by disabling interrupts
 - + Works ...
 - Large system call overhead
 - But not in a hardware multithreading or a multiprocessor...

Better Spin Lock: Use Atomic Swap

- ISA provides an atomic lock acquisition instruction
 - Example: atomic swap swap r1,0(&lock) mov r1->r2
 - Atomically executes: ld r1,0(&lock)
 - st r2,0(&lock)
- New acquire sequence
 - (value of r1 is 1)
 - A0: swap r1,0(&lock)
 - A1: bnez r1,A0
 - If lock was initially busy (1), doesn't change it, keep looping
 - If lock was initially free (0), acquires it (sets it to 1), break loop
- Insures lock held by at most one thread
 - Other variants: exchange, compare-and-swap, test-and-set (t&s), or fetch-and-add

Atomic Update/Swap Implementation



- How is atomic swap implemented?
 - Need to ensure no intervening memory operations
 - Requires blocking access by other threads temporarily (yuck)
- How to pipeline it?
 - Both a load and a store (yuck)
 - Not very RISC-like
 - Some ISAs provide a "load-link" and "store-conditional" insn. pair

CIS 501 (Martin/Roth): Multicore

RISC Test-And-Set

- swap: a load and store in one insn is not very "RISC"
 - Broken up into micro-ops, but then how is it made atomic?
- 11/sc: load-locked / store-conditional
 - Atomic load/store pair
 - ll r1,0(&lock)
 - // potentially other insns
 - sc r2,0(&lock)
 - On 11, processor remembers address...
 - ...And looks for writes by other processors
 - If write is detected, next sc to same address is annulled
 - Sets failure condition

CIS 501 (Martin/Roth): Multicore

26

Lock Correctness

<u>Thread 0</u>	Thread 1	
A0: swap r1,0(&lock)		
A1: bnez r1,#A0	A0: swap r1,0(&lock)	
CRITICAL_SECTION	A1: bnez r1,#A0	
	A0: swap r1,0(&lock)	
	A1: bnez r1,#A0	

- + Lock actually works...
 - Thread 1 keeps spinning
- Sometimes called a "test-and-set lock"
 - Named after the common "test-and-set" atomic instruction

"Test-and-Set" Lock Performance

Thre	ead 0		Thre	ead 1	
A0:	swap	r1,0(&lock)			
A1:	bnez	r1,#A0	A0:	swap	r1,0(&lock)
A0:	swap	r1,0(&lock)	A1:	bnez	r1,#A0
A1:	bnez	r1,#A0	A0:	swap	r1,0(&lock)
			A1:	bnez	r1,#A0

- ...but performs poorly
 - Consider 3 processors rather than 2
 - Processor 2 (not shown) has the lock and is in the critical section
 - But what are processors 0 and 1 doing in the meantime?
 - Loops of swap, each of which includes a st
 - Repeated stores by multiple processors costly (more in a bit)
 - Generating a ton of useless interconnect traffic

Test-and-Test-and-Set Locks

- Solution: test-and-test-and-set locks
 - New acquire sequence
 - A0: ld r1,0(&lock)
 - A1: bnez r1,A0
 - A2: addi r1,1,r1
 - A3: swap r1,0(&lock)
 - A4: bnez r1,A0
 - Within each loop iteration, before doing a swap
 - Spin doing a simple test (1d) to see if lock value has changed
 - Only do a swap (st) if lock is actually free
 - Processors can spin on a busy lock locally (in their own cache) + Less unnecessary interconnect traffic
 - Note: test-and-test-and-set is not a new instruction!
 - Just different software

CIS 501 (Martin/Roth): Multicore

29

Queue Locks

- Test-and-test-and-set locks can still perform poorly
 - If lock is contended for by many processors
 - Lock release by one processor, creates "free-for-all" by others
 - Interconnect gets swamped with t&s requests

• Software gueue lock

- Each waiting processor spins on a different location (a queue)
- When lock is released by one processor...
 - Only the next processors sees its location go "unlocked"
 - Others continue spinning locally, unaware lock was released
- Effectively, passes lock from one processor to the next, in order
- + Greatly reduced network traffic (no mad rush for the lock)
- + Fairness (lock acquired in FIFO order)
- Higher overhead in case of no contention (more instructions)
- Poor performance if one thread gets swapped out CIS 501 (Martin/Roth): Multicore

30

Programming With Locks Is Tricky

- Multicore processors are the way of the foreseeable future
 - thread-level parallelism anointed as parallelism model of choice
 - Just one problem...
- Writing lock-based multi-threaded programs is tricky!
- More precisely:
 - Writing programs that are correct is "easy" (not really)
 - Writing programs that are highly parallel is "easy" (not really)
 - Writing programs that are both correct and parallel is difficult
 - And that's the whole point, unfortunately
 - Selecting the "right" kind of lock for performance
 - Spin lock, queue lock, ticket lock, read/writer lock, etc.
 - Locking granularity issues

Coarse-Grain Locks: Correct but Slow

- Coarse-grain locks: e.g., one lock for entire database
 - + Easy to make correct: no chance for unintended interference
 - Limits parallelism: no two critical sections can proceed in parallel

```
struct acct t { int bal; };
shared struct acct t accts[MAX ACCT];
int id, amt;
shared int lock;
```

```
acquire(lock);
if (accts[id].bal >= amt) {
   accts[id].bal -= amt;
release(lock);
```

}

Fine-Grain Locks: Parallel But Difficult

- - What about critical sections that require two locks?

```
CIS 501 (Martin/Roth): Multicore
```

```
33
```

Multiple Locks

- Multiple locks: e.g., acct-to-acct transfer
 - Must acquire both id from, id to locks
 - Running example with accts 241 and 37
 - Simultaneous transfers 241 \rightarrow 37 and 37 \rightarrow 241
 - · Contrived... but even contrived examples must work correctly too

```
struct acct_t { int bal, lock; };
shared struct acct_t accts[MAX_ACCT];
int id_from,id_to,amt;
```

```
acquire(accts[id_from].lock);
acquire(accts[id_to].lock);
if (accts[id_from].bal >= amt) {
    accts[id_from].bal -= amt;
    accts[id_to].bal += amt;
}
release(accts[id_to].lock);
release(accts[id_from].lock);
```

CIS 501 (Martin/Roth): Multicore

34

Multiple Locks And Deadlock

<u>Thread 0</u>	<u>Thread 1</u>	
id_from = 241; id_to = 37;	id_from = 37; id_to = 241;	
<pre>acquire(accts[241].lock); // wait to acquire lock 37 // waiting // still waiting</pre>	<pre>acquire(accts[37].lock); // wait to acquire lock 241 // waiting //</pre>	
 Deadlock: circular wait for shared resources Thread 0 has lock 241 waits for lock 37 Thread 1 has lock 37 waits for lock 241 		

- Obviously this is a problem
- The solution is ...

Correct Multiple Lock Program

Always acquire multiple locks in same order

• Just another thing to keep in mind when programming

```
struct acct_t { int bal, lock; };
shared struct acct_t accts[MAX_ACCT];
int id_from,id_to,amt;
int id_first = min(id_from, id_to);
int id_second = max(id_from, id_to);
acquire(accts[id_first].lock);
acquire(accts[id_second].lock);
if (accts[id_from].bal >= amt) {
    accts[id_from].bal -= amt;
    accts[id_to].bal += amt;
}
release(accts[id_second].lock);
release(accts[id_first].lock);
```

CIS 501 (Martin/Roth): Multicore

Correct Multiple Lock Execution

Thread 0	<u>Thread 1</u>
<pre>id_from = 241; id_to = 37; id_first = min(241,37)=37; id_second = max(37,241)=241;</pre>	· · · · · · · · · · · · · · · · · ·
<pre>acquire(accts[37].lock); acquire(accts[241].lock); // do stuff release(accts[241].lock); release(accts[37].lock);</pre>	<pre>// wait to acquire lock 37 // waiting // // // acquire(accts[37].lock);</pre>

(37,241)=37; x(37,241) = 241;

Great, are we done? No

CIS 501 (Martin/Roth): Multicore

More Lock Madness

- What if...
 - Some actions (e.g., deposits, transfers) require 1 or 2 locks...
 - ...and others (e.g., prepare statements) require all of them?
 - Can these proceed in parallel?
- What if...
 - There are locks for global variables (e.g., operation id counter)?
 - When should operations grab this lock?
- What if... what if... what if...
- So lock-based programming is difficult...
- ...wait, it gets worse

CIS 501 (Martin/Roth): Multicore

38

And To Make It Worse...

- Acquiring locks is expensive...
 - By definition requires a slow atomic instructions
 - Specifically, acquiring write permissions to the lock
 - Ordering constraints (see soon) make it even slower

...and 99% of the time un-necessary

- Most concurrent actions don't actually share data
- You paying to acquire the lock(s) for no reason
- Fixing these problem is an area of active research
 - One proposed solution "Transactional Memory"

Research: Transactional Memory (TM)

Transactional Memory

- + Programming simplicity of coarse-grain locks
- + Higher concurrency (parallelism) of fine-grain locks
 - Critical sections only serialized if data is actually shared
- + No lock acquisition overhead
- Hottest thing since sliced bread (or was a few years ago)
- No fewer than nine research projects:
 - Brown, Stanford, MIT, Wisconsin, Texas, Rochester, Sun, Intel
 - Penn, too

Transactional Memory: The Big Idea

- Big idea I: no locks, just shared data
 - · Look ma, no locks

struct acct t { int bal; };

if (accts[id from].bal >= amt) {

accts[id from].bal -= amt;

accts[id to].bal += amt; }

int id from, id to, amt;

begin transaction();

end transaction();

CIS 501 (Martin/Roth): Multicore

shared struct acct t accts [MAX ACCT];

- Big idea II: optimistic (speculative) concurrency
 - Execute critical section speculatively, abort on conflicts
 - "Better to beg for forgiveness than to ask for permission"

Transactional Memory: Read/Write Sets

- Read set: set of shared addresses critical section reads
 - Example: accts[37].bal, accts[241].bal
- Write set: set of shared addresses critical section writes
 - Example: accts[37].bal, accts[241].bal

struct acct_t { int bal; };
shared struct acct_t accts[MAX_ACCT];
int id_from,id_to,amt;

begin_transaction();

```
if (accts[id_from].bal >= amt) {
    accts[id_from].bal -= amt;
    accts[id_to].bal += amt; }
end transaction();
```

CIS 501 (Martin/Roth): Multicore

41

43

42

Transactional Memory: Begin

- begin transaction
 - Take a local register checkpoint
 - Begin locally tracking read set (remember addresses you read)
 - See if anyone else is trying to write it
 - · Locally buffer all of your writes (invisible to other processors)
 - + Local actions only: no lock acquire

```
struct acct_t { int bal; };
shared struct acct_t accts[MAX_ACCT];
int id_from,id_to,amt;
```

```
begin_transaction();
```

```
if (accts[id_from].bal >= amt) {
    accts[id_from].bal -= amt;
    accts[id_to].bal += amt; }
end_transaction();
```

```
CIS 501 (Martin/Roth): Multicore
```

Transactional Memory: End

end transaction

- Check read set: is all data you read still valid (i.e., no writes to any)
- · Yes? Commit transactions: commit writes
- No? Abort transaction: restore checkpoint

struct acct_t { int bal; }; shared struct acct_t accts[MAX_ACCT]; int id_from,id_to,amt;

begin_transaction();

```
if (accts[id_from].bal >= amt) {
    accts[id_from].bal -= amt;
    accts[id_to].bal += amt; }
end transaction();
```

Transactional Memory Implementation

- How are read-set/write-set implemented?
 - Track locations accessed using bits in the cache
- Read-set: additional "transactional read" bit per block
 - Set on reads between begin_transaction and end_transaction
 - Any other write to block with set bit > triggers abort
 - Flash cleared on transaction abort or commit
- Write-set: additional "transactional write" bit per block
 - Set on writes between begin_transaction and end_transaction
 - Before first write, if dirty, initiate writeback ("clean" the block)
 - Flash cleared on transaction commit
 - On transaction abort: blocks with set bit are invalidated

CIS 501 (Martin/Roth): Multicore

Transactional Execution

<u>Thread 0</u>	<u>Thread 1</u>
id_from = 241; id_to = 37;	id_from = 37; id_to = 241;
<pre>begin_transaction(); if(accts[241].bal > 100) { // write accts[241].bal // abort</pre>	<pre>begin_transaction(); if(accts[37].bal > 100) { accts[37].bal -= amt; acts[241].bal += amt; } end_transaction(); // no writes to accts[241].bal // no writes to accts[37].bal // commit</pre>

CIS 501 (Martin/Roth): Multicore

45

47

46

Transactional Execution II (More Likely)

Thread 0	<u>Thread 1</u>
id_from = 241;	id_from = 450;
id_to = 37;	id_to = 118;
<pre>begin_transaction();</pre>	<pre>begin_transaction();</pre>
if(accts[241].bal > 100) {	if(accts[450].bal > 100) {
accts[241].bal -= amt;	accts[450].bal -= amt;
acts[37].bal += amt;	acts[118].bal += amt;
}	}
end_transaction();	end_transaction();
// no write to accts[240].bal	// no write to accts[450].bal
// no write to accts[37].bal	// no write to accts[118].bal
// commit	// commit

• Critical sections execute in parallel

CIS 501 (Martin/Roth): Multicore

So, Let's Just Do Transactions?

- What if...
 - Read-set or write-set bigger than cache?
 - Transaction gets swapped out in the middle?
 - Transaction wants to do I/O or SYSCALL (not-abortable)?
- How do we transactify existing lock based programs?
 - Replace acquire with begin_trans does not always work
- Several different kinds of transaction semantics
 - Are transactions atomic relative to code outside of transactions?
- Do we want transactions in hardware or in software?
 - What we just saw is hardware transactional memory (HTM)
- That's what these research groups are looking at
 - Best-effort hardware TM: Azul systems, Sun's Rock processor

In The Meantime: Do SLE

Processor 0

acquire(accts[37].lock); // don't actually set lock to 1

- // begin tracking read/write sets
- // CRITICAL_SECTION
- // check read set
- // no conflicts? Commit, don't actually set lock to 0
- // conflicts? Abort, retry by acquiring lock


release(accts[37].lock);

- Until TM interface solidifies...
- ... speculatively transactify lock-based programs in hardware
 - Speculative Lock Elision (SLE) [Rajwar+, MICRO'01]
 - + No need to rewrite programs
 - + Can always fall back on lock-based execution (overflow, I/O, etc.)

CIS 501 (Martin/Roth): Multicore


49

Recall: Simplest Multiprocessor



- What if we don't want to share the L1 caches?
 - Bandwidth and latency issue
- Solution: use per-processor ("private") caches
 - Coordinate them with a Cache Coherence Protocol

Roadmap Checkpoint




- Thread-level parallelism (TLP)
- Shared memory model
 - Multiplexed uniprocessor
 - Hardware multihreading
 - Multiprocessing
- Synchronization
 - Lock implementation
 - Locking gotchas
- Cache coherence
 - Bus-based protocols
 - Directory protocols
- Memory consistency models

CIS 501 (Martin/Roth): Multicore

50


Shared-Memory Multiprocessors

- Conceptual model
 - The shared-memory abstraction
 - Familiar and feels natural to programmers
 - Life would be easy if systems actually looked like this...



Shared-Memory Multiprocessors


- ...but systems actually look more like this
 - Processors have caches
 - Memory may be physically distributed
 - Arbitrary interconnect



```
CIS 501 (Martin/Roth): Multicore
```

53

Revisiting Our Motivating Example




- Two \$100 withdrawals from account #241 at two ATMs
 - Each transaction maps to thread on different processor
 - Track accts [241].bal (address is in \$r3)

CIS 501 (Martin/Roth): Multicore

54

No-Cache, No-Problem



- Scenario I: processors have no caches
 - No problem

Cache Incoherence

Processor 0	Processor 1	CPU0	CPU1	Mem
0: addi \$r3,\$r1,&accts				\$500
1: lw \$r4,0(\$r3)		• \$500 <		\$500
2: blt \$r4,\$r2,6				
3: sub \$r4,\$r4,\$r2				
4: sw \$r4,0(\$r3)		\$400		\$500
	0: addi \$r3,\$r1,&accts			
	1: lw \$r4,0(\$r3) _	\$400	·\$500 *	\$500
	2: blt \$r4,\$r2,6			
	3: sub \$r4,\$r4,\$r2			
	4: sw \$r4,0(\$r3)	\$400	\$400	\$500

- Scenario II(a): processors have write-back caches
 - Potentially 3 copies of accts [241].bal: memory, p0\$, p1\$
 - Can get incoherent (inconsistent)

Write-Through Doesn't Fix It

Processor 0	Processor 1	CPU0	CPU1	Mem
0: addi \$r3,\$r1,&accts				\$500
1: lw \$r4,0(\$r3) ◀		• \$500		\$500
2: blt \$r4,\$r2,6				
3: sub \$r4,\$r4,\$r2				
4: sw \$r4,0(\$r3)		\$400.		\$400
	0: addi \$r3,\$r1,&accts			
	1: lw \$r4,0(\$r3)	\$400	•\$400	\$400
	2: blt \$r4,\$r2,6			, <u> </u>
	3: sub \$r4,\$r4,\$r2			
	4: sw \$r4,0(\$r3)	·· \$400 ··	\$300.	\$300

- Scenario II(b): processors have write-through caches
 - This time only 2 (different) copies of accts[241].bal
 - No problem? What if another withdrawal happens on processor 0?

CIS 501 (Martin/Roth): Multicore

57

What To Do?

- No caches?
 - Slow
- Make shared data uncachable?
 - Faster, but still too slow
 - Entire accts database is technically "shared"
- Flush all other caches on writes to shared data?
 - May as well not have caches

• Hardware cache coherence


- Rough goal: all caches have same data at all times
- + Minimal flushing, maximum caching \rightarrow best performance

CIS 501 (Martin/Roth): Multicore

58


Bus-based Multiprocessor


- Simple multiprocessors use a bus
 - All processors see all requests at the same time, same order
- Memory
 - Single memory module, -or-
 - Banked memory module



CIS 501 (Martin/Roth): Multicore

Hardware Cache Coherence





VI Protocol State Transition Table

	This Processor		Other P	rocessor
State	Load	Store	Load Miss	Store Miss
Invalid (I)	Miss ➔ V	Miss ➔ V		
Valid (V)	Hit	Hit	Send Data ➔ I	Send Data ➔ I

Rows are "states"


- IvsV
- Columns are "events"
 - Writeback events not shown
- Memory controller not shown
 - Memory sends data when no processor responds

This slide intentionally blank

CIS 501 (Martin/Roth): Multicore

62

VI Protocol (Write-Back Cache)



- lw by processor 1 generates an "other load miss" event (LdMiss)
 - processor 0 responds by sending its dirty copy, transitioning to I

$VI \rightarrow MSI$ LdMiss/ VI protocol is inefficient StMiss - Only one cached copy allowed in entire system - Multiple copies can't exist even if read-only • Not a problem in example Store • Big problem in reality MSI (modified-shared-invalid) • Fixes problem: splits "V" state into two states StMiss, WB • M (modified): local dirty copy Stillies • S (shared): local clean copy Allows either Store Multiple read-only copies (S-state) --OR--Μ S Single read/write copy (M-state) LdM Load, Store Load, LdMiss

65

MSI Protocol State Transition Table

	This Processor		Other Processor	
State	Load	Store	Load Miss	Store Miss
Invalid (I)	Miss ➔ S	Miss ➔ M		
Shared (S)	Hit	Upg Miss ➔ M		→ I
Modified (M)	Hit	Hit	Send Data → S	Send Data ➔ I

M → S transition also updates memory

• After which memory will respond (as all processors will be in S)

CIS 501 (Martin/Roth): Multicore

66

MSI Protocol (Write-Back Cache)

Processor 0	Processor 1	CPU0 C	CPU1	Mem
0: addi \$r3,\$r1,&accts				500
1: lw \$r4,0(\$r3)		S:500		500
2: blt \$r4,\$r2,6			-	
3: sub \$r4,\$r4,\$r2				
4: sw \$r4,0(\$r3)		M:400		500
	0: addi \$r3,\$r1,&accts			
	1: lw \$r4,0(\$r3)	S:400 S	S:400	400
	2: blt \$r4,\$r2,6			
	3: sub \$r4,\$r4,\$r2			
	4: sw \$r4,0(\$r3)	I: N	M:300	400

- lw by processor 1 generates a "other load miss" event (LdMiss)
 Processor 0 responds by sending its dirty copy, transitioning to S
- sw by processor 1 generates a "other store miss" event (StMiss)
 - Processor 0 responds by transitioning to I

CIS 501 (Martin/Roth): Multicore

Cache Coherence and Cache Misses

- Coherence introduces two new kinds of cache misses
 - Upgrade miss
 - On stores to read-only blocks
 - Delay to acquire write permission to read-only block
 - Coherence miss
 - Miss to a block evicted by another processor's requests
- Making the cache larger...
 - Doesn't reduce these type of misses
 - So, as cache grows large, these sorts of misses dominate
- False sharing
 - Two or more processors sharing parts of the same block
 - But not the same bytes within that block (no actual sharing)
 - Creates pathological "ping-pong" behavior
 - Careful data placement may help, but is difficult

Exclusive Clean Protocol Optimization

Processor 0	Processor 1	CPU0	CPU1	Mem
0: addi \$r3,\$r1,&accts				500
1: lw \$r4,0(\$r3)		E :500		500
2: blt \$r4,\$r2,6				
3: sub \$r4,\$r4,\$r2				
4: sw \$r4,0(\$r3)	(No miss)	M:400		500
	0: addi \$r3,\$r1,&accts			
	1: lw \$r4,0(\$r3)	S:400	S:400	400
	2: blt \$r4,\$r2,6			
	3: sub \$r4,\$r4,\$r2			
	4: sw \$r4,0(\$r3)	1:	M:300	400

- Most modern protocols also include E (exclusive) state
 - Interpretation: "I have the only cached copy, and it's a clean copy"
 - Why would this state be useful?

CIS 501 (Martin/Roth): Multicore

69

71

MESI Protocol State Transition Table

	This Processor		Other P	rocessor
State	Load	Store	Load Miss	Store Miss
Invalid (I)	Miss → S or E	Miss ➔ M		
Shared (S)	Hit	Upg Miss ➔ M		→ I
Exclusive (E)	Hit	Hit ➔ M	Send Data → S	Send Data ➔ I
Modified (M)	Hit	Hit	Send Data → S	Send Data ➔ I

 Load misses lead to "E" if no other processors is caching the block CIS 501 (Martin/Roth): Multicore 70

Snooping Bandwidth Scaling Problems


- Coherence events generated on...
 - L2 misses (and writebacks)
- Problem#1: N² bus traffic
 - All N processors send their misses to all N-1 other processors
 - Assume: 2 IPC, 2 Ghz clock, 0.01 misses/insn per processor
 - 0.01 misses/insn * 2 insn/cycle * 2 cycle/ns * 64 B blocks
 - = 2.56 GB/s... per processor
 - With 16 processors, that's 40 GB/s! With 128 that's 320 GB/s!!
 - You can use multiple buses... but that hinders global ordering
- Problem#2: N² processor snooping bandwidth
 - 0.01 events/insn * 2 insn/cycle = 0.02 events/cycle per processor
 - 16 processors: 0.32 bus-side tag lookups per cycle
 Add 1 extra port to cache tags? Okay
 - 128 processors: 2.56 tag lookups per cycle! 3 extra tag ports?

"Scalable" Cache Coherence



- Part I: bus bandwidth
 - Replace non-scalable bandwidth substrate (bus)...
 - ...with scalable one (point-to-point network, e.g., mesh)
- Part II: processor snooping bandwidth
 - Most snoops result in no action
 - Replace non-scalable broadcast protocol (spam everyone)...
 - ...with scalable directory protocol (only notify processors that care)

Scalable Cache Coherence



- Point-to-point interconnects
 - Glueless MP: no need for additional "glue" chips
 - + Can be arbitrarily large: 1000's of processors
 - Massively parallel processors (MPPs)
 - Only government (DoD) has MPPs...
 - Companies have much smaller systems: 32–64 processors
 - Scalable multi-processors
 - AMD Opteron/Phenom point-to-point, glueless, broadcast
- Distributed memory: non-uniform memory architecture (NUMA)
- Multicore: on-chip mesh interconnection networks CIS 501 (Martin/Roth): Multicore


73

Directory Coherence Protocols

- Observe: address space statically partitioned
 - + Can easily determine which memory module holds a given line
 - That memory module sometimes called "home"
 - Can't easily determine which processors have line in their caches
 - Bus-based protocol: broadcast events to all processors/caches ± Simple and fast, but non-scalable
- Directories: non-broadcast coherence protocol
 - Extend memory to track caching information
 - For each physical cache line whose home this is, track:
 - Owner: which processor has a dirty copy (I.e., M state)
 - Sharers: which processors have clean copies (I.e., S state)
 - Processor sends coherence event to home directory
 - Home directory only sends events to processors that care

• For multicore with shared L3 cache, put directory info in cache tags CIS 501 (Martin/Roth): Multicore 74

MSI Directory Protocol




MSI Directory Protocol


Processor 0	Processor 1	P0 P1 Directory
<pre>0: addi r1,accts,r3 1: ld 0(r3),r4 2: blt r4,r2,done 3: sub r4,r2,r4</pre>		S:500 S:0:500
4: st r4,0(r3)	0: addi r1,accts,r3 1: ld 0(r3),r4	M:400 M:0:500 (stale)
	2: blt r4,r2,done 3: sub r4,r2,r4	S:400 S:400 S:0,1:400
	4: st r4,0(r3)	M:300 M:1:400

- 1d by P1 sends BR to directory
 - Directory sends BR to P0, P0 sends P1 data, does WB, goes to S
- st by P1 sends BW to directory
 - Directory sends BW to P0, P0 goes to I

Directory Flip Side: Latency

- Directory protocols
 - + Lower bandwidth consumption \rightarrow more scalable
 - Longer latencies





- Unshared: get data from memory
 - Snooping: 2 hops (P0→memory→P0)
 - Directory: 2 hops (P0→memory→P0)
- Shared or exclusive: get data from other processor (P1)
 - Assume cache-to-cache transfer optimization
 - Snooping: 2 hops (P0→P1→P0)
 - Directory: **3 hops** (P0→memory→P1→P0)
 - Common, with many processors high probability someone has it

CIS 501 (Martin/Roth): Multicore

Directory Flip Side: Complexity

- Latency not only issue for directories
 - Subtle correctness issues as well
 - Stem from unordered nature of underlying inter-connect
- Individual requests to single cache must be ordered
 - Bus-based snooping: all processors see all requests in same order
 Ordering automatic
 - · Point-to-point network: requests may arrive in different orders
 - Directory has to enforce ordering explicitly
 - Cannot initiate actions on request B...
 - Until all relevant processors have completed actions on request A
 - Requires directory to collect acks, queue requests, etc.
- Directory protocols
 - Obvious in principle
 - Complicated in practice

CIS 501 (Martin/Roth): Multicore


78

Coherence on Real Machines

- Many uniprocessors designed with on-chip snooping logic
 - Can be easily combined to form multi-processors
 - E.g., Intel Pentium4 Xeon
 - And multicore, of course
- Larger scale (directory) systems built from smaller MPs
 - E.g., Sun Wildfire, NUMA-Q, IBM Summit
- Some shared memory machines are **not cache coherent**
 - E.g., CRAY-T3D/E
 - Shared data is uncachable
 - If you want to cache shared data, copy it to private data section
 - Basically, cache coherence implemented in software
 - Have to really know what you are doing as a programmer

77

Roadmap Checkpoint



- Thread-level parallelism (TLP)
- Shared memory model
 - Multiplexed uniprocessor
 - Hardware multihreading
 - Multiprocessing
- Synchronization
 - Lock implementation
 - Locking gotchas
- Cache coherence
 - Bus-based protocols
 - Directory protocols
- Memory consistency models

Tricky Shared Memory Examples

- Answer the following questions:
 - Initially: all variables zero (that is, x is 0, y is 0, flag is 0, A is 0)
 - What value pairs can be read by the two loads? (x, y) pairs:

thread 1	thread 2
load x	store 1 \rightarrow y
load y	store 1 \rightarrow x

What value pairs can be read by the two loads? (x, y) pairs:
 thread 1
 thread 2

• What value can be read by "Load A" below?

thread 1	thread 2
store 1 \rightarrow A store 1 \rightarrow flag	<pre>while(flag == 0) { } load A</pre>

CIS 501 (Martin/Roth): Multicore

81

Hiding Store Miss Latency

- Recall (back from caching unit)
 - Hiding store miss latency
 - How? Store buffer
- Said it would complicate multiprocessors
 - Yes. It does.

CIS 501 (Martin/Roth): Multicore


Recall: Write Misses and Store Buffers

- Read miss?
 - Load can't go on without the data, it must stall
- Write miss?
 - Technically, no instruction is waiting for data, why stall?
- Store buffer: a small buffer
 - Stores put address/value to write buffer, **keep going**
 - Store buffer writes stores to D\$ in the background
 - Loads must search store buffer (in addition to D\$)
 - + Eliminates stalls on write misses (mostly)

Creates some problems (later)

- Store buffer vs. writeback-buffer
 - Store buffer: "in front" of D\$, for hiding store misses
 - Writeback buffer: "behind" D\$, for hiding writebacks

CIS 501 (Martin/Roth): Multicore



Memory Consistency

- Memory coherence
 - Creates globally uniform (consistent) view...
 - Of a single memory location (in other words: cache line)
 - Not enough
 - Cache lines A and B can be individually consistent...
 - But inconsistent with respect to each other

Memory consistency

- Creates globally uniform (consistent) view...
- Of all memory locations relative to each other
- Who cares? Programmers
 - Globally inconsistent memory creates mystifying behavior

Coherence vs. Consistency

A=0 flag=0

Processor 0	Processor 1
A=1;	while (!flag); // spin
<pre>flag=1;</pre>	print A;

- Intuition says: P1 prints A=1
- Coherence says: absolutely nothing
 - P1 can see P0's write of flag before write of A!!! How?
 - P0 has a coalescing store buffer that reorders writes
 - Or out-of-order execution
 - Or compiler re-orders instructions
- Imagine trying to figure out why this code sometimes "works" and sometimes doesn't
- Real systems act in this strange manner

• What is allowed is defined as part of the ISA of the processor CIS 501 (Martin/Roth): Multicore 85

Store Buffers & Consistency

A=flag=	=0;
Processor 0	Processor 1
A=1;	<pre>while (!flag); // spin</pre>
<pre>flag=1;</pre>	print A;

- Consider the following execution:
 - Processor 0's write to A, misses the cache. Put in store buffer
 - Processor 0 keeps going
 - Processor 0 write "1" to flag hits, completes
 - Processor 1 reads flag... sees the value "1"
 - Processor 1 exits loop
 - Processor 1 prints "0" for A
- Ramification: store buffers can cause "strange" behavior
 - How strange depends on lots of things

CIS 501 (Martin/Roth): Multicore

86

Memory Consistency Models

- Sequential consistency (SC) (MIPS, PA-RISC)
 - Formal definition of memory view programmers expect
 - Processors see their own loads and stores in program order + Provided naturally, even with out-of-order execution
 - But also: processors see others' loads and stores in program order
 - And finally: all processors see same global load/store ordering

 Last two conditions not naturally enforced by coherence
 - · Corresponds to some sequential interleaving of uniprocessor orders
 - Indistinguishable from multi-programmed uni-processor
- **Processor consistency (PC)** (x86, SPARC)
 - Allows a in-order store buffer
 - Stores can be deferred, but must be put into the cache in order

87

- Release consistency (RC) (ARM, Itanium, PowerPC)
 - Allows an un-ordered store buffer
 - Stores can be put into cache in any order

CIS 501 (Martin/Roth): Multicore

Restoring Order

- Sometimes we need ordering (mostly we don't)
 - Prime example: ordering between "lock" and data
- How? insert Fences (memory barriers)
 - Special instructions, part of ISA
- Example
 - Ensure that loads/stores don't cross lock acquire/release operation acquire
 - fence
 - critical section

fence

- release
- How do fences work?
 - They stall exeuction until write buffers are empty
 - Makes lock acquisition and release slow(er)
- Use synchronization library, don't write your own

CIS 501 (Martin/Roth): Multicore

Multiprocessing & Power Consumption

- Multiprocessing can be very power efficient
- Dynamic voltage and frequency scaling
 - Performance vs power is NOT linear
 - Example: Intel's Xscale
 - 1 GHz \rightarrow 200 MHz reduces energy used by 30x
- Impact of parallel execution
 - What if we used 5 Xscales at 200Mhz?
 - Similar performance as a 1Ghz Xscale, but ${\rm 1/6th}\ {\rm the}\ {\rm energy}$
 - 5 cores * 1/30th = 1/6th
- Assumes parallel speedup (a difficult task)
- Remember Ahmdal's law

CIS 501 (Martin/Roth): Multicore

89


Shared Memory Summary

- Synchronization: regulated access to shared data
 - Key feature: atomic lock acquisition operation (e.g., t&s)
 - Performance optimizations: test-and-test-and-set, queue locks
- Coherence: consistent view of individual cache lines
 - Absolute coherence not needed, relative coherence OK
 - VI and MSI protocols, cache-to-cache transfer optimization
 - Implementation? snooping, directories
- **Consistency**: consistent view of all memory locations
 - Programmers intuitively expect sequential consistency (SC)
 - Global interleaving of individual processor access streams
 - Not always naturally provided, may prevent optimizations
 - Weaker ordering: consistency only for synchronization points

CIS 501 (Martin/Roth): Multicore

90

Summary



- Thread-level parallelism (TLP)
- Shared memory model
 - Multiplexed uniprocessor
 - Hardware multihreading
 - Multiprocessing
- Synchronization
 - Lock implementation
 - Locking gotchas
- Cache coherence
 - Bus-based protocols
 - Directory protocols
- Memory consistency models