# **CIS 501** Computer Architecture

Unit 9: Multicore (Shared Memory Multiprocessors)

CIS 501 (Martin/Roth): Multicore

CIS 501 (Martin/Roth): Multicore

App | App

### System software Shared memory model • Multiplexed uniprocessor

Hardware multihreading

This Unit: Shared Memory Multiprocessors

• Thread-level parallelism (TLP)

- Multiprocessing
- Synchronization
  - · Lock implementation
  - Locking gotchas
- Cache coherence
  - Bus-based protocols
  - · Directory protocols
- Memory consistency models

# Readings

- H+P
  - Chapter 4

# **Multiplying Performance**

- A single processor can only be so fast
  - · Limited clock frequency
  - Limited instruction-level parallelism
  - · Limited cache hierarchy
- What if we need even more computing power?
  - · Use multiple processors!
  - But how?
- High-end example: Sun Ultra Enterprise 25k
  - 72 UltraSPARC IV+ processors, 1.5Ghz
  - 1024 GBs of memory
  - Niche: large database servers
  - \$\$\$




CIS 501 (Martin/Roth): Multicore

CIS 501 (Martin/Roth): Multicore

2

### Multicore: Mainstream Multiprocessors



Why multicore? What else would you do with 500 million transistors?

CIS 501 (Martin/Roth): Multicore

### Multicore chips

#### IBM Power5

- Two 2+GHz PowerPC cores
- Shared 1.5 MB L2, L3 tags
- AMD Quad Phenom
  - Four 2+ GHz cores
  - Per-core 512KB L2 cache
  - Shared 2MB L3 cache
- Intel Core 2 Quad
  - Four cores, shared 4 MB L2
  - Two 4MB L2 caches
- Sun Niagara
  - 8 cores, each 4-way threaded
  - Shared 2MB L2, shared FP
  - For servers, not desktop

#### ,

### Application Domains for Multiprocessors

- Scientific computing/supercomputing
  - Examples: weather simulation, aerodynamics, protein folding
  - Large grids, integrating changes over time
  - Each processor computes for a part of the grid
- Server workloads
  - Example: airline reservation database
  - Many concurrent updates, searches, lookups, queries
  - Processors handle different requests
- Media workloads
  - Processors compress/decompress different parts of image/frames
- Desktop workloads...
- Gaming workloads...

But software must be written to expose parallelism

CIS 501 (Martin/Roth): Multicore

6

### But First, Uniprocessor Concurrency


- Software "thread"
  - Independent flow of execution
  - Context state: PC, registers
  - Threads generally share the same memory space
  - "Process" like a thread, but different memory space
  - Java has thread support built in, C/C++ supports P-threads library
- Generally, system software (the O.S.) manages threads
  - "Thread scheduling", "context switching"
  - All threads share the one processor
    - Hardware timer interrupt occasionally triggers O.S.
    - Quickly swapping threads gives illusion of concurrent execution
  - · Much more in CIS380

# Multithreaded Programming Model

- Programmer explicitly creates multiple threads
- All loads & stores to a single **shared memory** space
  - Each thread has a private stack frame for local variables
- A "thread switch" can occur at any time
  - Pre-emptive multithreading by OS
- Common uses:
  - · Handling user interaction (GUI programming)
  - Handling I/O latency (send network message, wait for response)
  - Expressing parallel work via Thread-Level Parallelism (TLP)

CIS 501 (Martin/Roth): Multicore 7 CIS 501 (Martin/Roth): Multicore 8

### Aside: Hardware Multithreading



### Hardware Multithreading (MT)

- Multiple threads dynamically share a single pipeline (caches)
- Replicate thread contexts: PC and register file
- Coarse-grain MT: switch on L2 misses Why?
- Simultaneous MT: no explicit switching, fine-grain interleaving
  - Pentium4 is 2-way hyper-threaded, leverages out-of-order core
- + MT Improves utilization and throughput
  - Single programs utilize <50% of pipeline (branch, cache miss)
- MT does not improve single-thread performance
  - Individual threads run as fast or even slower

CIS 501 (Martin/Roth): Multicore

9

# **Shared Memory Implementations**

### • Multiplexed uniprocessor

- Runtime system and/or OS occasionally pre-empt & swap threads
- Interleaved, but no parallelism

### · Hardware multithreading


- Tolerate pipeline latencies, higher efficiency
- Same interleaved shared-memory model

### Multiprocessing

- Multiply execution resources, higher peak performance
- Same interleaved shared-memory model
- Foreshadowing: allow private caches, further disentangle cores

### • All have same shared memory programming model

### Simplest Multiprocessor



- Replicate entire processor pipeline!
  - Instead of replicating just register file & PC
  - Exception: share caches (we'll address this bottleneck later)
- Same "shared memory" or "multithreaded" model
  - Loads and stores from two processors are interleaved
- Advantages/disadvantages over hardware multithreading?

CIS 501 (Martin/Roth): Multicore


10

### **Shared Memory Issues**

- Three in particular, not unrelated to each other
- Synchronization
  - How to regulate access to shared data?
  - How to implement critical sections?
- Cache coherence
  - How to make writes to one cache "show up" in others?
- Memory consistency model
  - How to keep programmer sane while letting hardware optimize?
  - How to reconcile shared memory with out-of-order execution?

CIS 501 (Martin/Roth): Multicore 11 CIS 501 (Martin/Roth): Multicore 12

### Example: Parallelizing Matrix Multiply




- How to parallelize matrix multiply over 100 processors?
- One possibility: give each processor 100 iterations of I

- Each processor runs copy of loop above
  - my id() function gives each processor ID from 0 to N
  - Parallel processing library provides this function

CIS 501 (Martin/Roth): Multicore

### An Example Execution



- Two \$100 withdrawals from account #241 at two ATMs
  - Each transaction maps to thread on different processor
  - Track accts [241] .bal (address is in r3)

# Example: Thread-Level Parallelism

- Thread-level parallelism (TLP)
  - Collection of asynchronous tasks: not started and stopped together
  - Data shared "loosely" (sometimes yes, mostly no), dynamically
- Example: database/web server (each guery is a thread)
  - accts is **shared**, can't register allocate even if it were scalar
  - id and amt are private variables, register allocated to r1, r2
- Running example

CIS 501 (Martin/Roth): Multicore

14

### A **Problem** Execution

```
Thread 1
      Thread 0
                                                   Mem
0: addi r1,accts,r3
                                                   500
1: ld 0(r3),r4
2: blt r4,r2,6
3: sub r4,r2,r4
<<< Interrupt >>>
                     0: addi r1,accts,r3
                     2: blt r4,r2,6
                     3: sub r4,r2,r4
                     4: st r4,0(r3) .....
                                                   400
                     5: call give cash
4: st r4,0(r3) .....
                                                   400
5: call give cash

    Problem: wrong account balance! Why?

    Solution: synchronize access to account balance
```

13

### **Synchronization**

- Synchronization: a key issue for shared memory
  - Regulate access to shared data (mutual exclusion)
  - Software constructs: semaphore, monitor, mutex
  - Low-level primitive: lock
    - Operations: acquire (lock) and release (lock)
    - Region between acquire and release is a critical section
    - Must interleave acquire and release
    - Interfering acquire will block

```
struct acct_t { int bal; };
shared struct acct_t accts[MAX_ACCT];
shared int lock;
int id, amt;
acquire(lock);
if (accts[id].bal >= amt) {
    accts[id].bal -= amt;
    give_cash(); }
release(lock);
```

CIS 501 (Martin/Roth): Multicore

17

# Strawman Lock (Incorrect)

• Spin lock: software lock implementation

```
    acquire(lock): while (lock != 0); lock = 1;
    "Spin" while lock is 1, wait for it to turn 0
        A0: ld 0(&lock), r6
        A1: bnez r6,A0
        A2: addi r6,1,r6
        A3: st r6,0(&lock)
    release(lock): lock = 0;
        R0: st r0,0(&lock) // r0 holds 0
```

### A Synchronized Execution

```
Thread 0
                              Thread 1
                                                      Mem
   call acquire(lock)
                                                      500
0: addi r1,accts,r3
1: ld 0(r3),r4
2: blt r4,r2,6
3: sub r4,r2,r4
<<< Interrupt >>>
                         call acquire(lock) Spins!
                          <<< Interrupt >>>
4: st r4,0(r3) .....
                                                      400
   call release(lock)
5: call give_cash
                          (still in acquire)
                       0: addi r1,accts,r3

    Fixed, but how do

                       2: blt r4,r2,6
  we implement
                       3: sub r4,r2,r4
  acquire & release?
                       4: st r4,0(r3) .....
                       5: call give cash
CIS 501 (Martin/Roth): Multicore
```

# Strawman Lock (Incorrect)

```
Thread 0 Thread 1

A0: ld 0(&lock),r6

A1: bnez r6,#A0 A0: ld r6,0(&lock)

A2: addi r6,1,r6 A1: bnez r6,#A0

A3: st r6,0(&lock) A2: addi r6,1,r6

CRITICAL_SECTION A3: st r6,0(&lock)

CRITICAL_SECTION
```

- Spin lock makes intuitive sense, but doesn't actually work
  - Loads/stores of two acquire sequences can be interleaved
  - Lock acquire sequence also not atomic
  - Same problem as before!
- Note, release is trivially atomic

### A Correct Implementation: SYSCALL Lock

#### ACQUIRE LOCK:

```
A1: disable_interrupts atomic
A2: ld r6,0(&lock)
A3: bnez r6,#A0
A4: addi r6,1,r6
A5: st r6,0(&lock)
A6: enable_interrupts
```


A7: return

- Implement lock in a SYSCALL
  - Only kernel can control interleaving by disabling interrupts
  - + Works...
  - Large system call overhead
  - But not in a hardware multithreading or a multiprocessor...

CIS 501 (Martin/Roth): Multicore

21

# **Atomic Update/Swap Implementation**



- How is atomic swap implemented?
  - Need to ensure no intervening memory operations
  - Requires blocking access by other threads temporarily (yuck)
- How to pipeline it?
  - Both a load and a store (yuck)
  - Not very RISC-like
  - Some ISAs provide a "load-link" and "store-conditional" insn. pair

### Better Spin Lock: Use Atomic Swap

• ISA provides an atomic lock acquisition instruction

• Example: atomic swap

```
swap r1,0(&lock)Atomically executes:
```

mov r1->r2 ld r1,0(&lock) st r2,0(&lock)

New acquire sequence

```
(value of r1 is 1)
A0: swap r1,0(&lock)
A1: bnez r1,A0
```

- If lock was initially busy (1), doesn't change it, **keep looping**
- If lock was initially free (0), acquires it (sets it to 1), break loop
- Insures lock held by at most one thread
  - Other variants: exchange, compare-and-swap, test-and-set (t&s), or fetch-and-add

CIS 501 (Martin/Roth): Multicore

22

24

### **RISC Test-And-Set**

- t&s: a load and store in one insn is not very "RISC"
  - Broken up into micro-ops, but then how are mops made atomic?
- 11/sc: load-locked / store-conditional

```
• Atomic load/store pair
```

```
11 r1,0(&lock)
// potentially other insns
sc r2,0(&lock)
```

- On 11, processor remembers address...
  - ...And looks for writes by other processors
  - If write is detected, next sc to same address is annulled
    - Sets failure condition

### **Lock Correctness**

# Thread 0 Thread 1 A0: swap r1,0(&lock)

A1: bnez r1,#A0 A0: swap r1,0(&lock)
CRITICAL\_SECTION A1: bnez r1,#A0

A0: swap r1,0(&lock)
A1: bnez r1,#A0

- + Test-and-set lock actually works...
  - Thread 1 keeps spinning

CIS 501 (Martin/Roth): Multicore

25

25

### Test-and-Test-and-Set Locks

- Solution: test-and-test-and-set locks
  - New acquire sequence

A0: ld r1,0(&lock)
A1: bnez r1,A0
A2: addi r1,1,r1
A3: t&s r1,0(&lock)
A4: bnez r1,A0

- Within each loop iteration, before doing a t&s
  - Spin doing a simple test (1d) to see if lock value has changed
  - Only do a t&s (st) if lock is actually free
- Processors can spin on a busy lock locally (in their own cache)
  - + Less unnecessary interconnect traffic
- Note: test-and-test-and-set is not a new instruction!
  - Just different software

### Test-and-Set Lock Performance

#### Thread 0 Thread 1

A0: t&s r1,0(&lock)

A1: bnez r1,#A0 A0: t&s r1,0(&lock)
A0: t&s r1,0(&lock) A1: bnez r1,#A0
A1: bnez r1,#A0 A0: t&s r1,0(&lock)
A1: bnez r1,#A0
A1: bnez r1,#A0

- ...but performs poorly
  - Consider 3 processors rather than 2
  - Processor 2 (not shown) has the lock and is in the critical section
  - But what are processors 0 and 1 doing in the meantime?
    - Loops of t&s, each of which includes a st
    - Repeated stores by multiple processors costly (more in a bit)
    - Generating a ton of useless interconnect traffic

CIS 501 (Martin/Roth): Multicore

26

### **Queue Locks**

- Test-and-test-and-set locks can still perform poorly
  - If lock is contended for by many processors
  - Lock release by one processor, creates "free-for-all" by others
  - Interconnect gets swamped with t&s requests
- Software queue lock
  - Each waiting processor spins on a different location (a queue)
  - When lock is released by one processor...
    - Only the next processors sees its location go "unlocked"
    - Others continue spinning locally, unaware lock was released
  - Effectively, passes lock from one processor to the next, in order
  - + Greatly reduced network traffic (no mad rush for the lock)
  - + Fairness (lock acquired in FIFO order)
  - Higher overhead in case of no contention (more instructions)
  - Poor performance if one thread gets swapped out

### Programming With Locks Is Tricky

- Multicore processors are the way of the foreseeable future
  - thread-level parallelism anointed as parallelism model of choice
  - Just one problem...
- Writing lock-based multi-threaded programs is tricky!
- More precisely:
  - Writing programs that are correct is "easy" (not really)
  - Writing programs that are highly parallel is "easy" (not really)
  - Writing programs that are both correct and parallel is difficult
    - And that's the whole point, unfortunately
  - Selecting the "right" kind of lock for performance
    - Spin lock, queue lock, ticket lock, read/writer lock, etc.
  - Locking granularity issues

CIS 501 (Martin/Roth): Multicore

29

31

### Fine-Grain Locks: Parallel But Difficult

- Fine-grain locks: e.g., multiple locks, one per record
  - + Fast: critical sections (to different records) can proceed in parallel
  - Difficult to make correct: easy to make mistakes
    - This particular example is easy
      - Requires only one lock per critical section
    - Consider critical section that requires two locks...

```
struct acct_t { int bal,lock; };
shared struct acct_t accts[MAX_ACCT];
int id,amt;

acquire(accts[id].lock);
if (accts[id].bal >= amt) {
   accts[id].bal -= amt;
   give_cash(); }
release(accts[id].lock);
```

### Coarse-Grain Locks: Correct but Slow

- Coarse-grain locks: e.g., one lock for entire database
  - + Easy to make correct: no chance for unintended interference
  - Limits parallelism: no two critical sections can proceed in parallel

```
struct acct_t { int bal; };
shared struct acct_t accts[MAX_ACCT];
int id,amt;
shared int lock;

acquire(lock);
if (accts[id].bal >= amt) {
   accts[id].bal -= amt;
   give_cash(); }
release(lock);
CIS 501 (Martin/Roth): Multicore 30
```

### **Multiple Locks**

- Multiple locks: e.g., acct-to-acct transfer
  - Must acquire both id from, id to locks
  - Running example with accts 241 and 37
  - Simultaneous transfers 241 → 37 and 37 → 241
  - Contrived... but even contrived examples must work correctly too

```
struct acct_t { int bal,lock; };
shared struct acct_t accts[MAX_ACCT];
int id_from,id_to,amt;

acquire(accts[id_from].lock);
acquire(accts[id_to].lock);
if (accts[id_from].bal >= amt) {
   accts[id_from].bal -= amt;
   accts[id_to].bal += amt; }
release(accts[id_to].lock);
release(accts[id_from].lock);
```

### Multiple Locks And Deadlock

- **Deadlock**: circular wait for shared resources
  - Thread 0 has lock 241 waits for lock 37
  - Thread 1 has lock 37 waits for lock 241
  - Obviously this is a problem
  - The solution is ...

CIS 501 (Martin/Roth): Multicore

33

### Correct Multiple Lock Execution

```
Thread 0
                              Thread 1
id from = 241;
                               id from = 37;
id to = 37;
                              id to = 241;
id first = min(241,37)=37;
                              id first = min(37,241)=37;
id second = max(37,241)=241; id second = max(37,241)=241;
acquire(accts[37].lock);
                               // wait to acquire lock 37
                              // waiting...
acquire (accts [241].lock);
// do stuff
                              // ...
release (accts [241].lock);
                               // ...
release (accts[37].lock);
                               acquire(accts[37].lock);
```

· Great, are we done? No

# Correct Multiple Lock Program

- · Always acquire multiple locks in same order
  - Just another thing to keep in mind when programming

```
struct acct_t { int bal,lock; };
shared struct acct_t accts[MAX_ACCT];
int id_from,id_to,amt;
int id_first = min(id_from, id_to);
int id_second = max(id_from, id_to);

acquire(accts[id_first].lock);
acquire(accts[id_second].lock);
if (accts[id_from].bal >= amt) {
   accts[id_from].bal -= amt;
   accts[id_to].bal += amt; }
release(accts[id_second].lock);
release(accts[id_first].lock);
CIS 501 (Martin/Roth): Multicore
```

More Lock Madness

- What if...
  - Some actions (e.g., deposits, transfers) require 1 or 2 locks...

34

- ...and others (e.g., prepare statements) require all of them?
- Can these proceed in parallel?
- What if...
  - There are locks for global variables (e.g., operation id counter)?
  - · When should operations grab this lock?
- What if... what if... what if...
- So lock-based programming is difficult...
- · ...wait, it gets worse

CIS 501 (Martin/Roth): Multicore 35 CIS 501 (Martin/Roth): Multicore 36

### And To Make It Worse...

- Acquiring locks is expensive...
  - By definition requires a slow atomic instructions
    - · Specifically, acquiring write permissions to the lock
  - Ordering constraints (see soon) make it even slower
- ...and 99% of the time un-necessary
  - Most concurrent actions don't actually share data
  - You paying to acquire the lock(s) for no reason
- Fixing these problem is an area of active research
  - One proposed solution "Transactional Memory"

CIS 501 (Martin/Roth): Multicore

# Transactional Memory: The Big Idea

- Big idea I: no locks, just shared data
  - · Look ma, no locks
- Big idea II: optimistic (speculative) concurrency
  - Execute critical section speculatively, abort on conflicts
  - "Better to beg for forgiveness than to ask for permission"

```
struct acct_t { int bal; };
shared struct acct_t accts[MAX_ACCT];
int id_from,id_to,amt;

begin_transaction();
if (accts[id_from].bal >= amt) {
    accts[id_from].bal -= amt;
    accts[id_to].bal += amt; }
end_transaction();
```

### Research: Transactional Memory (TM)

### Transactional Memory

- + Programming simplicity of coarse-grain locks
- + Higher concurrency (parallelism) of fine-grain locks
  - Critical sections only serialized if data is actually shared
- + No lock acquisition overhead
- Hottest thing since sliced bread (or was a few years ago)
- No fewer than 9 research projects: Brown, Stanford, MIT, Intel...
  - Penn too

CIS 501 (Martin/Roth): Multicore

37

38

### Transactional Memory: Read/Write Sets

- Read set: set of shared addresses critical section reads
  - Example: accts[37].bal, accts[241].bal
- Write set: set of shared addresses critical section writes
  - Example: accts[37].bal, accts[241].bal

```
struct acct_t { int bal; };
shared struct acct_t accts[MAX_ACCT];
int id_from,id_to,amt;

begin_transaction();
if (accts[id_from].bal >= amt) {
   accts[id_from].bal -= amt;
   accts[id_to].bal += amt; }
end_transaction();
```

### Transactional Memory: Begin

- begin transaction
  - Take a local register checkpoint
  - Begin locally tracking read set (remember addresses you read)
    - See if anyone else is trying to write it
  - · Locally buffer all of your writes (invisible to other processors)
  - + Local actions only: no lock acquire

```
struct acct_t { int bal; };
shared struct acct_t accts[MAX_ACCT];
int id_from,id_to,amt;

begin_transaction();
if (accts[id_from].bal >= amt) {
    accts[id_from].bal -= amt;
    accts[id_to].bal += amt; }
end_transaction();

CIS 501 (Martin/Roth): Multicore
41
```

# **Transactional Memory Implementation**

- How are read-set/write-set implemented?
  - Track locations accessed using bits in the cache
- Read-set: additional "transactional read" bit per block
  - Set on reads between begin transaction and end transaction
  - Any other write to block with set bit → triggers abort
  - Flash cleared on transaction abort or commit
- Write-set: additional "transactional write" bit per block
  - Set on writes between begin\_transaction and end\_transaction
  - Before first write, if dirty, initiate writeback ("clean" the block)
  - Flash cleared on transaction commit
  - On transaction abort: blocks with set bit are invalidated

### Transactional Memory: End

- end transaction
  - Check read set: is all data you read still valid (i.e., no writes to any)
  - Yes? Commit transactions: commit writes
  - No? Abort transaction: restore checkpoint

```
struct acct_t { int bal; };
shared struct acct_t accts[MAX_ACCT];
int id_from,id_to,amt;

begin_transaction();
if (accts[id_from].bal >= amt) {
    accts[id_from].bal -= amt;
    accts[id_to].bal += amt; }
end_transaction();
CIS 501 (Martin/Roth): Multicore 42
```

# **Transactional Execution**

```
Thread 0
                               Thread 1
id from = 241;
                               id from = 37;
id to = 37;
                               id to = 241;
begin transaction();
                               begin transaction();
if(accts[241].bal > 100) {
                               if(accts[37].bal > 100) {
                                  accts[37].bal -= amt;
   // write accts[241].bal
                                  acts[241].bal += amt;
   // abort
                               end transaction();
                               // no writes to accts[241].bal
                               // no writes to accts[37].bal
                               // commit
```

### Transactional Execution II (More Likely)

#### Thread 0 Thread 1 id from = 241;id from = 450;id to = 37;id to = 118;begin transaction(); begin transaction(); if(accts[241].bal > 100) { if(accts[450].bal > 100) { accts[241].bal -= amt; accts[450].bal -= amt; acts[37].bal += amt; acts[118].bal += amt; } end transaction(); end transaction(); // no write to accts[240].bal // no write to accts[450].bal // no write to accts[37].bal // no write to accts[118].bal // commit // commit

• Critical sections execute in parallel

CIS 501 (Martin/Roth): Multicore

45

### In The Meantime: Do SLE

#### Processor 0

```
acquire(accts[37].lock); // don't actually set lock to 1
// begin tracking read/write sets
// CRITICAL_SECTION
// check read set
// no conflicts? Commit, don't actually set lock to 0
// conflicts? Abort, retry by acquiring lock
release(accts[37].lock);
```

- Until TM interface solidifies...
- ... speculatively transactify lock-based programs in hardware
  - Speculative Lock Elision (SLE) [Rajwar+, MICRO'01]
  - + No need to rewrite programs
  - + Can always fall back on lock-based execution (overflow, I/O, etc.)
  - Modified rumor: this is what Sun's Rock actually does


# So, Let's Just Do Transactions?

- What if...
  - Read-set or write-set bigger than cache?
  - Transaction gets swapped out in the middle?
  - Transaction wants to do I/O or SYSCALL (not-abortable)?
- How do we transactify existing lock based programs?
  - Replace acquire with begin trans does not always work
- Several different kinds of transaction semantics.
  - · Are transactions atomic relative to code outside of transactions?
- Do we want transactions in hardware or in software?
  - What we just saw is hardware transactional memory (HTM)
- That's what these research groups are looking at
  - · Sun's Rock processor has best-effort hardware TM
  - Speculative locking: Azul systems and Intel (rumor)

CIS 501 (Martin/Roth): Multicore


46

# Roadmap Checkpoint



- Thread-level parallelism (TLP)
- · Shared memory model
  - Multiplexed uniprocessor
  - Hardware multihreading
  - Multiprocessing
- Synchronization
  - Lock implementation
  - Locking gotchas
- Cache coherence
  - · Bus-based protocols
  - Directory protocols
- Memory consistency models

### Recall: Simplest Multiprocessor



- What if we don't want to share the L1 caches?
  - · Bandwidth and latency issue
- Solution: use per-processor ("private") caches
  - Coordinate them with a Cache Coherence Protocol

CIS 501 (Martin/Roth): Multicore

49


CIS 501 (Martin/Roth): Multicore

Po

Memory

# **Shared-Memory Multiprocessors**

- ...but systems actually look more like this
  - Processors have caches
  - Memory may be physically distributed
  - Arbitrary interconnect



# Revisiting Our Motivating Example

```
CPU0 CPU1 Mem
                        Processor 1
Processor 0
0: addi $r3,$r1,&accts
1: lw $r4,0($r3)
2: blt $r4,$r2,6
                          critical section
                          (locks not shown)
3: sub $r4,$r4,$r2
4: sw $r4,0($r3)
                         0: addi $r3,$r1,&accts
5: jal dispense cash
                         1: lw $r4,0($r3)
                         2: blt $r4,$r2,6
                                                    critical section
                         3: sub $r4,$r4,$r2
                                                    (locks not shown)
                         4: sw $r4,0($r3)
                         5: jal dispense cash
```

- Two \$100 withdrawals from account #241 at two ATMs
  - Each transaction maps to thread on different processor
  - Track accts [241] .bal (address is in \$r3)

### Shared-Memory Multiprocessors

#### Conceptual model

- The shared-memory abstraction
- Familiar and feels natural to programmers

 $P_1$ 

• Life would be easy if systems actually looked like this...

 $P_2$ 

50

# No-Cache, No-Problem

Processor 0	Processor 1	CPU0	CPU1	Mem
0: addi \$r3,\$r1,&accts				\$500
1: lw \$r4,0(\$r3) **********				\$500
2: blt \$r4,\$r2,6				
3: sub \$r4,\$r4,\$r2				
4: sw \$r4,0(\$r3)				\$400
5: jal dispense_cash	0: addi \$r3,\$r1,&accts			
	1: lw \$r4,0(\$r3)			\$400
	2: blt \$r4,\$r2,6			
	3: sub \$r4,\$r4,\$r2			
	4: sw \$r4,0(\$r3)			\$300
	5: jal dispense_cash			ΨΟΟΟ

- Scenario I: processors have no caches
  - No problem

CIS 501 (Martin/Roth): Multicore

53

# Write-Through Doesn't Fix It

Processor 0	Processor 1	CPU0	CPU1	Mem
0: addi \$r3,\$r1,&accts				\$500
1: lw \$r4,0(\$r3) -		· \$500		\$500
2: blt \$r4,\$r2,6			-	
3: sub \$r4,\$r4,\$r2				
4: sw \$r4,0(\$r3)		\$400		\$400
5: jal dispense_cash	0: addi \$r3,\$r1,&accts			
	1: lw \$r4,0(\$r3) -	\$400	·\$400	\$400
	2: blt \$r4,\$r2,6			
	3: sub \$r4,\$r4,\$r2			
	4: sw \$r4,0(\$r3)	\$400	\$300.	\$300
	5: jal dispense_cash	Ψ-00	ΨΟΟΟ	ΨΟΟΟ

- Scenario II(b): processors have write-through caches
  - This time only 2 (different) copies of accts [241] .bal
  - No problem? What if another withdrawal happens on processor 0?

### Cache Incoherence

Processor 0	Processor 1	CPU0	CPU1	Mem
0: addi \$r3,\$r1,&accts				\$500
1: lw \$r4,0(\$r3)		\$500		\$500
2: blt \$r4,\$r2,6				
3: sub \$r4,\$r4,\$r2				
4: sw \$r4,0(\$r3)		\$400		\$500
5: jal dispense_cash	0: addi \$r3,\$r1,&accts			
	1: lw \$r4,0(\$r3)	\$400	·\$500 <del>*</del>	\$500
	2: blt \$r4,\$r2,6			
	3: sub \$r4,\$r4,\$r2			
	4: sw \$r4,0(\$r3)	\$400	\$400	\$500
	5: jal dispense_cash	φ+ου	φ400	φ500

- Scenario II(a): processors have write-back caches
  - Potentially 3 copies of accts [241] .bal: memory, p0\$, p1\$
  - Can get incoherent (inconsistent)

CIS 501 (Martin/Roth): Multicore

54

### What To Do?


- No caches?
  - Slow
- Make shared data uncachable?
  - Faster, but still too slow
  - Entire accts database is technically "shared"
    - Definition of "loosely shared"
    - Data only really shared if two ATMs access same acct at once
- Flush all other caches on writes to shared data?
  - May as well not have caches

#### Hardware cache coherence


- Rough goal: all caches have same data at all times
- + Minimal flushing, maximum caching → best performance

### **Bus-based Multiprocessor**

- Simple multiprocessors use a bus
  - All processors see all requests at the same time, same order
- Memory
  - Single memory module, -or-
  - Banked memory module



### Hardware Cache Coherence



Coherence

- all copies have same data at all times
- Coherence controller:
  - Examines bus traffic (addresses and data)
  - Executes coherence protocol
    - What to do with local copy when you see different things happening on bus
- Three processor-initiated events
  - **R**: read **W**: write **WB**: write-back
- One response event: **SD:** send data
- Two remote-initiated events
  - **BR**: bus-read, read miss from **another** processor
  - BW: bus-write, write miss from another processor

CIS 501 (Martin/Roth): Multicore

58

60

# VI (MI) Coherence Protocol



- **BR/BW VI** (valid-invalid) protocol: aka MI
  - Two states (per block in cache)
    - V (valid): have block
    - I (invalid): don't have block
    - + Can implement with valid bit
  - Protocol diagram (left)
    - $\bullet \ \ \, \text{Convention: event} {\Rightarrow} \\ \text{generated-event}$
    - Summary
      - If anyone wants to read/write block
      - Give it up: transition to **I** state
      - Write-back if your own copy is dirty
  - This is an invalidate protocol
  - **Update protocol**: copy data, don't invalidate
    - · Sounds good, but wastes a lot of bandwidth

# VI Protocol State Transition Table

	This Pr	ocessor	Other P	rocessor
State	Load	Store	Load Miss	Store Miss
Invalid (I)	Miss → V	Miss → V		
Valid (V)	Hit	Hit	Send Data → I	Send Data → I

- Rows are "states"
  - I vs V
- Columns are "events"
  - Writeback events not shown
- Memory controller not shown
  - Responds with no other processor would respond

CIS 501 (Martin/Roth): Multicore 59 CIS 501 (Martin/Roth): Multicore

### VI Protocol (Write-Back Cache)

Processor 0	Processor 1	CPU0	CPU1	Mem
0: addi \$r3,\$r1,&accts				500
1: lw \$r4,0(\$r3)		V:500		500
2: blt \$r4,\$r2,6				
3: sub \$r4,\$r4,\$r2				
4: sw \$r4,0(\$r3)		V:400		500
5: jal dispense_cash	0: addi \$r3,\$r1,&accts			
	1: lw \$r4,0(\$r3)	I:	V:400	400
	2: blt \$r4,\$r2,6			
	3: sub \$r4,\$r4,\$r2			
	4: sw \$r4,0(\$r3)		V:300	400
	5: jal dispense cash			

- lw by processor 1 generates a BR (bus read)
  - processor 0 responds by sending its dirty copy, transitioning to I


CIS 501 (Martin/Roth): Multicore 61

### MSI Protocol State Transition Table

	This Pr	rocessor	Other P	rocessor
State	Load	Store	Load Miss	Store Miss
Invalid (I)	Miss → S	Miss → M		
Shared (S)	Hit	Upg Miss → M		<b>→</b> I
Modified (M)	Hit	Hit	Send Data → S	Send Data → I

- M → S transition also updates memory
  - After which memory will respond (as all processors will be in S)

### $VI \rightarrow MSI$



# MSI Protocol (Write-Back Cache)

Processor 0	Pro	cessor 1	CPU0	CPU1	Mem
0: addi \$r3,\$r1,&accts					500
1: lw \$r4,0(\$r3)			S:500		500
2: blt \$r4,\$r2,6					
3: sub \$r4,\$r4,\$r2				_	
4: sw \$r4,0(\$r3)			M:400		500
5: jal dispense_cash	0:	addi \$r3,\$r1,&accts		-	-
	1:	lw \$r4,0(\$r3)	S:400	S:400	400
	2:	blt \$r4,\$r2,6			
	3:	sub \$r4,\$r4,\$r2			
	4:	sw \$r4,0(\$r3)	I.	M:300	400
	5:	jal dispense_cash	1.	IVI.300	400

- lw by processor 1 generates a BR
  - Processor 0 responds by sending its dirty copy, transitioning to S
- sw by processor 1 generates a BW
  - Processor 0 responds by transitioning to I

# Cache Coherence and Cache Misses

- Coherence introduces two new kinds of cache misses
  - Upgrade miss: delay to acquire write permission to read-only block
  - Coherence miss: miss to a block evicted by bus event
  - Example: direct-mapped 4B cache, 2B blocks

Cache contents (p	orior to access)	Request	Outcome
TT0B	TT1B		
:I	:I	1100 R	Compulsory miss
1100 1101:S	:I	1100 W	Upgrade miss
1100 1101:M	:I	0010 BW	- (no action)
1100 1101:M	:I	1101 BW	- (evict)
: <b>I</b>	:I	1100 R	Coherence miss
1100 1101:S	:I	0000 R	Compulsory miss
0000 0001:S	:I	1100 W	Conflict miss

CIS 501 (Martin/Roth): Multicore

65

### Cache Parameters and Coherence Misses

- Larger capacity: more coherence misses
  - But offset by reduction in capacity misses
- Increased block size: more coherence misses
  - False sharing: "sharing" a cache line without sharing data
  - Creates pathological "ping-pong" behavior
  - Careful data placement may help, but is difficult

Cache contents (prior to access)		Request	Outcome
TT0B	TT1B		
:I	:I	1100 R	Compulsory miss
1100 1101:S	:I	1100 W	Upgrade miss
1100 1101:M	:I	1101 BW	- (evict)
:I	:I	1100 R	Coherence miss (false sharing)

- More processors: also more coherence misses

CIS 501 (Martin/Roth): Multicore 66

# Exclusive Clean Protocol Optimization

Processor 0	Processor 1	CPU0	CPU1	Mem
0: addi \$r3,\$r1,&accts				500
1: lw \$r4,0(\$r3)		<b>E</b> :500		500
2: blt \$r4,\$r2,6				
3: sub \$r4,\$r4,\$r2				
4: sw \$r4,0(\$r3)	(No miss)	M:400		500
5: jal dispense_cash	0: addi \$r3,\$r1,&accts			
	1: lw \$r4,0(\$r3)	S:400	S:400	400
	2: blt \$r4,\$r2,6			
	3: sub \$r4,\$r4,\$r2			
	4: sw \$r4,0(\$r3)	I.	M:300	400
	5: jal dispense cash	1.	101.500	700

- Most modern protocols also include **E (exclusive)** state
  - Interpretation: "I have the only cached copy, and it's a **clean** copy"
  - Why would this state be useful?

# **MESI Protocol State Transition Table**

	This Pr	rocessor	Other P	rocessor
State	Load	Store	Load Miss	Store Miss
Invalid (I)	Miss → S or E	Miss → M		
Shared (S)	Hit	Upg Miss → M		<b>→</b> I
Exclusive (E)	Hit	Hit → M	Send Data → S	Send Data → I
Modified (M)	Hit	Hit	Send Data → S	Send Data → I

Load misses lead to "E" if no other processors is caching the block CIS 501 (Martin/Roth): Multicore

### **MESI Protocol and Cache Misses**

- MESI protocol reduces upgrade misses
  - And writeback traffic

Cache contents (prior to access)		Request	Outcome
TT0B	TT1B		
:I	:I	1100 R	Compulsory miss (block from memory)
1100   1101 : E	:I	1100 W	- (no upgrade miss)
1100 1101:M	:I	0010 BW	- (no action)
1100 1101:M	:I	1101 BW	- (evict)
: <b>I</b>	:I	1100 R	Coherence miss
1100   1101 : E	:I	0000 R	Compulsory miss
0000 0001:S	:I	1100 W	Conflict miss (no writeback)

CIS 501 (Martin/Roth): Multicore

# More Snooping Bandwidth Problems

- Bus bandwidth is not the only problem
- Also processor snooping bandwidth
  - 0.01 events/insn \* 2 insn/cycle = 0.02 events/cycle per processor
  - 16 processors: 0.32 bus-side tag lookups per cycle
    - Add 1 port to cache tags? Sure
    - Invalidate over upgrade: Tags smaller data, ports less expensive
  - 128 processors: 2.56 bus-side tag lookups per cycle!
    - Add 3 ports to cache tags? Oy vey!
  - Implementing inclusion (L1 is strict subset of L2) helps a little
    - 2 additional ports on L2 tags only
    - Processor doesn't use existing tag port most of the time
    - If L2 doesn't care (99% of the time), no need to bother L1
    - Still kind of bad though
- **Upshot**: bus-based coherence doesn't scale well


# **Snooping Bandwidth Requirements**

- Coherence events generated on...
  - L2 misses (and writebacks)
- Some parameters
  - 2 GHz CPUs, 2 IPC, 33% memory operations,
  - 2% of which miss in the L2, 64B blocks, 50% dirty
  - (0.33 \* 0.02 \* 1.5) = 0.01 events/insn
  - 0.01 events/insn \* 2 insn/cycle \* 2 cycle/ns = 0.04 events/ns
  - Address request: 0.04 events/ns \* 4 B/event = 0.16 GB/s
  - Data response: 0.04 events/ns \* 64 B/event = 2.56 GB/s
- That's 2.5 GB/s ... per processor
  - With 16 processors, that's 40 GB/s!
  - With 128 processors, that's 320 GB/s!!
  - You can use multiple buses... but that hinders global ordering

CIS 501 (Martin/Roth): Multicore

70


### Scalable Cache Coherence




- Part I: bus bandwidth
  - Replace non-scalable bandwidth substrate (bus)...
  - ...with scalable one (point-to-point network, e.g., mesh)
- Part II: processor snooping bandwidth
  - Most snoops result in no action
  - Replace non-scalable broadcast protocol (spam everyone)...
  - ...with scalable directory protocol (only notify processors that care)

CIS 501 (Martin/Roth): Multicore 71 CIS 501 (Martin/Roth): Multicore 72

### Scalable Cache Coherence






73

- Point-to-point interconnects
  - Glueless MP: no need for additional "glue" chips
  - + Can be arbitrarily large: 1000's of processors
    - Massively parallel processors (MPPs)
    - Only government (DoD) has MPPs...
  - Companies have much smaller systems: 32–64 processors
    - Scalable multi-processors
  - AMD Opteron/Phenom point-to-point, glueless, broadcast
- Distributed memory: non-uniform memory architecture (NUMA)

CIS 501 (Martin/Roth): Multicore

### **MSI Directory Protocol**



### **Directory Coherence Protocols**

- Observe: address space statically partitioned
  - + Can easily determine which memory module holds a given line
    - That memory module sometimes called "home"
  - Can't easily determine which processors have line in their caches
  - Bus-based protocol: broadcast events to all processors/caches ± Simple and fast, but non-scalable
- **Directories**: non-broadcast coherence protocol
  - Extend memory to track caching information
  - For each physical cache line whose home this is, track:
    - Owner: which processor has a dirty copy (I.e., M state)
    - Sharers: which processors have clean copies (I.e., S state)
  - Processor sends coherence event to home directory
    - Home directory only sends events to processors that care

CIS 501 (Martin/Roth): Multicore

### **Directory MSI Protocol**

```
P0
                                                       P1 Directory
Processor 0
                         Processor 1
                                                             -:-:500
0: addi r1,accts,r3
1: ld 0(r3),r4
                                                            S:0:500
                                                S:500
2: blt r4,r2,6
3: sub r4,r2,r4
4: st r4,0(r3)
                                                M:400
                                                            M:0:500
                         0: addi r1,accts,r3
5: call dispense cash
                         1: ld 0(r3),r4
                         2: blt r4,r2,6
                                                S:400 S:400 S:0,1:400
                         3: sub r4,r2,r4
                         4: st r4,0(r3)
                                                      M:300 M:1:400
                         5: call dispense cash
```

- 1d by P1 sends BR to directory
  - Directory sends BR to P0, P0 sends P1 data, does WB, goes to S
- st by P1 sends BW to directory
  - Directory sends BW to P0, P0 goes to I


CIS 501 (Martin/Roth): Multicore

74

# Directory Flip Side: Latency

- Directory protocols
  - + Lower bandwidth consumption → more scalable
  - Longer latencies

Two read miss situations



- Unshared: get data from memory
  - Snooping: 2 hops (P0→memory→P0)
  - Directory: 2 hops (P0→memory→P0)
- Shared or exclusive: get data from other processor (P1)
  - Assume cache-to-cache transfer optimization
  - Snooping: 2 hops (P0→P1→P0)
  - Directory: **3 hops** (P0→memory→P1→P0)
  - Common, with many processors high probability someone has it

CIS 501 (Martin/Roth): Multicore

77

### Coherence on Real Machines

- Many uniprocessors designed with on-chip snooping logic
  - Can be easily combined to form multi-processors
    - E.g., Intel Pentium4 Xeon
  - Multi-core
- Larger scale (directory) systems built from smaller MPs
  - E.g., Sun Wildfire, NUMA-Q, IBM Summit
- Some shared memory machines are **not cache coherent** 
  - E.g., CRAY-T3D/E
  - Shared data is uncachable
  - If you want to cache shared data, copy it to private data section
  - Basically, cache coherence implemented in software
    - Have to really know what you are doing as a programmer

# Directory Flip Side: Complexity

- · Latency not only issue for directories
  - Subtle correctness issues as well
  - Stem from unordered nature of underlying inter-connect
- Individual requests to single cache must be ordered
  - Bus-based Snooping: all processors see all requests in same order
    - Ordering automatic
  - Point-to-point network: requests may arrive in different orders
    - Directory has to enforce ordering explicitly
    - Cannot initiate actions on request B...
    - Until all relevant processors have completed actions on request A
    - Requires directory to collect acks, queue requests, etc.
- Directory protocols
  - · Obvious in principle
  - Complicated in practice


CIS 501 (Martin/Roth): Multicore

78

### **Best of Both Worlds?**

- Ignore processor snooping bandwidth for a minute
- Can we combine best features of snooping and directories?
  - From snooping: fast two-hop cache-to-cache transfers
  - From directories: scalable point-to-point networks
  - In other words...
- Can we use broadcast on an unordered network?
  - Yes, and most of the time everything is fine
  - But sometimes it isn't ... **protocol race**
- Research Proposal: Token Coherence (TC)
  - An unordered broadcast snooping protocol ... without data races

# Roadmap Checkpoint



- Thread-level parallelism (TLP)
- Shared memory model
  - Multiplexed uniprocessor
  - Hardware multihreading
  - Multiprocessing
- Synchronization
  - Lock implementation
  - Locking gotchas
- Cache coherence
  - Bus-based protocols
  - Directory protocols
- Memory consistency models

# **Hiding Store Miss Latency**

- Recall (back from caching unit)
  - · Hiding store miss latency
  - How? Write buffer
- Said it would complicate multiprocessors
  - · Yes. It does.

CIS 501 (Martin/Roth): Multicore 81 CIS 501 (Martin/Roth): Multicore 82

### Recall: Write Misses and Write Buffers

- Read miss?
  - Load can't go on without the data, it must stall
- Write miss?
  - Technically, no instruction is waiting for data, why stall?
- Write buffer: a small buffer
  - Stores put address/value to write buffer, keep going
  - Write buffer writes stores to D\$ in the background
  - Loads must search write buffer (in addition to D\$)
  - + Eliminates stalls on write misses (mostly)
  - Creates some problems (later)
- Write buffer vs. writeback-buffer
  - Write buffer: "in front" of D\$, for hiding store misses
  - Writeback buffer: "behind" D\$, for hiding writebacks
- restall?

  Processor

  WB

  Cache

  WBB

  Next-level
  cache

# **Memory Consistency**

### Memory coherence

- Creates globally uniform (consistent) view...
- Of a single memory location (in other words: cache line)
- Not enough
  - Cache lines A and B can be individually consistent...
  - But inconsistent with respect to each other

### Memory consistency

- Creates globally uniform (consistent) view...
- Of all memory locations relative to each other
- Who cares? Programmers
  - Globally inconsistent memory creates mystifying behavior

CIS 501 (Martin/Roth): Multicore

83

### Coherence vs. Consistency

A=flag=0;

Processor 0 Processor 1

A=1; while (!flag); // spin

flag=1; print A;

- Intuition says: P1 prints A=1
- Coherence says: absolutely nothing
  - P1 can see P0's write of flag before write of A!!! How?
    - Maybe coherence event of **A** is delayed somewhere in network
    - Or P0 has a coalescing write buffer that reorders writes
- Imagine trying to figure out why this code sometimes "works" and sometimes doesn't
- **Real systems** act in this strange manner

CIS 501 (Martin/Roth): Multicore

85

# SC Doesn't "Happen Naturally" Why?

- What is consistency concerned with?
  - P1 doesn't actually view P0's committed loads and stores
  - Views their coherence events instead
  - "Consistency model": how observed order of coherence events relates to order of committed insns
- What does SC say?
  - Coherence event order must match committed insp order
    - And be identical for all processors
  - Let's see what that implies

### Sequential Consistency (SC)

A=flag=0;

Processor 0 Processor 1

A=1; while (!flag); // spin

flag=1; print A;

- Sequential consistency (SC)
  - Formal definition of memory view programmers expect
  - Processors see their own loads and stores in program order
     + Provided naturally, even with out-of-order execution
  - But also: processors see others' loads and stores in program order
  - And finally: all processors see same global load/store ordering
     Last two conditions not naturally enforced by coherence
- Lamport definition: multiprocessor ordering...
  - Corresponds to some sequential interleaving of uniprocessor orders
  - Indistinguishable from multi-programmed uni-processor

CIS 501 (Martin/Roth): Multicore

86

### **Enforcing SC**

- What does it take to enforce SC?
  - · Definition: all loads/stores globally ordered
  - Use ordering of coherence events to order all loads/stores
- When do coherence events happen naturally?
  - On cache access
  - For stores: retirement → in-order → good
    - No write buffer? Yikes, but OK with write-back D\$
  - For loads: execution → out-of-order → bad
    - No out-of-order execution? Double yikes
- Is it true that multi-processors cannot be out-of-order?
  - That would be really bad
  - Out-of-order is needed to hide cache miss latency
  - And multi-processors not only have more misses...
  - ... but miss handling takes longer (coherence actions)


### SC + Out-of-Order

- Recall: opportunistic load scheduling in a uni-processor
  - Loads issue speculatively relative to older stores
  - Stores scan for younger loads to same address have issued
  - Find one? Ordering violation → flush and restart
  - In-flight loads effectively "snoop" older stores from same process
- SC + OOO can be reconciled using **same technique** 
  - "Invalidation" requests from other processors snoop in-flight loads
  - Think of load/store queue as extension of the cache hierarchy
  - MIPS R10K does this
- SC implementable, but overheads still remain:
  - Write buffer issues
  - Complicated load/store logic

CIS 501 (Martin/Roth): Multicore


89

### SC + Out-of-Order



- What would happen if...
  - P0 executed read of B out-of-order w.r.t. its own write of B?
  - Would read of B get the wrong value?
  - No, write of B searches LQ, discovers read of B went early, flushes
- Same solution here...
  - Commit of B on P1 searches load queue (LQ) of P0

### SC + Out-of-Order




- What is this?
  - P0 sees P1's write of A
  - P0 should also see P1's write of B (older than write of A)
  - But doesn't because it read of B out-of-order w.r.t. read of A
  - Does this mean no out-of-order? (that would be bad)
  - Fortunately, there is a way

CIS 501 (Martin/Roth): Multicore

90

### SC + Out-of-Order



### SC + Write Buffers

- Store misses are slow
  - Global acquisition of M state (write permission)
  - Multiprocessors have more store misses than uniprocessors
    - Upgrade miss: I have block in S, require global upgrade to M
- Apparent solution: write buffer
  - Commit store to write buffer, let it absorb store miss latency
  - But a write buffer means...
  - I see my own stores commit before everyone else sees them
- · Orthogonal to out-of-order execution
  - Even in-order processors have write buffers

CIS 501 (Martin/Roth): Multicore

93

### Is SC Really Necessary?

- SC
  - + Most closely matches programmer's intuition (don't under-estimate)
  - Restricts optimization by compiler, CPU, memory system
  - Supported by MIPS, HP PA-RISC
- Is full-blown SC really necessary? What about...
  - All processors see others' loads/stores in program order
  - · But not all processors have to see same global order
  - + Allows processors to have in-order write buffers
  - Doesn't confuse programmers too much
    - Synchronized programs (e.g., our example) work as expected
  - Processor Consistency (PC): e.g., Intel/AMD x86, SPARC

### SC + Write Buffers

- Possible for both (B==0) and (A==0) to be true
- Because **B=1** and **A=1** are just sitting in the write buffers
  - Which is wrong
  - So does SC mean no write buffer?
  - Yup, and that hurts
- Research direction: use deep speculation to hide latency
  - Beyond the out-of-order window, looks like transactional memory...

CIS 501 (Martin/Roth): Multicore

0.4

### Weak Memory Ordering

- For properly synchronized programs...
- ...only acquires/releases must be strictly ordered
- Why? acquire-release pairs define critical sections
  - Between critical-sections: data is private
    - Globally unordered access OK
  - Within critical-section: access to shared data is exclusive
    - Globally unordered access also OK
  - Implication: compiler or dynamic scheduling is OK
    - As long as re-orderings do not cross synchronization points
- Weak Ordering (WO): Alpha, Itanium, ARM, PowerPC
  - ISA provides fence fence to indicate scheduling barriers
  - Proper use of fences is somewhat subtle
  - · Use synchronization library, don't write your own

### Pop Quiz!

- Answer the following questions:
  - Initially: all variables zero (that is, x is 0, y is 0, flag is 0, A is 0)
  - What value pairs can be read by the two loads? (x, y) pairs:

thread 1	thread 2
ld x	$\mathtt{st} \ \mathtt{1} \ \to \mathtt{y}$
ld y	$st \ 1 \  o x$

• What value pairs can be read by the two loads? (x, y) pairs:

thread 1	thread 2
$\begin{array}{c} \mathtt{st} \ \mathtt{1} \ \to \mathtt{y} \\ \mathtt{ld} \ \mathtt{x} \end{array}$	$\begin{array}{c} \mathtt{st} \ \mathtt{1} \ \to \mathtt{x} \\ \mathtt{ld} \ \mathtt{y} \end{array}$

• What value can be read by the load A?

thread 1	thread 2
$\begin{array}{c} \mathtt{st} \ \mathtt{1} \ \to \mathtt{A} \\ \mathtt{st} \ \mathtt{1} \ \to \mathtt{flag} \end{array}$	<pre>while(flag == 0) { } ld A</pre>

CIS 501 (Martin/Roth): Multicore

97

# **Multiprocessing & Power Consumption**

- Multiprocessing can be very power efficient
- · Recall: dynamic voltage and frequency scaling
  - Performance vs power is NOT linear
  - Example: Intel's Xscale
    - 1 GHz  $\rightarrow$  200 MHz reduces energy used by 30x
- Impact of parallel execution
  - What if we used 5 Xscales at 200Mhz?
  - Similar performance as a 1Ghz Xscale, but 1/6th the energy
    - 5 cores \* 1/30th = 1/6th
- Assumes parallel speedup (a difficult task)
  - · Remember Ahmdal's law

### Fences aka Memory Barriers

- Fences (memory barriers): special insns
  - Ensure that loads/stores don't cross acquire release boundaries
  - Very roughly

```
acquire
fence
critical section
fence
release
```

- How do they work?
  - fence insn must commit before any younger insn dispatches
    - · This also means write buffer is emptied
  - Makes lock acquisition and release slow(er)
- Use synchronization library, don't write your own


CIS 501 (Martin/Roth): Multicore

98

### **Shared Memory Summary**

- Synchronization: regulated access to shared data
  - Key feature: atomic lock acquisition operation (e.g., t&s)
  - Performance optimizations: test-and-test-and-set, queue locks
- Coherence: consistent view of individual cache lines
  - Absolute coherence not needed, relative coherence OK
  - VI and MSI protocols, cache-to-cache transfer optimization
  - Implementation? snooping, directories
- Consistency: consistent view of all memory locations
  - Programmers intuitively expect sequential consistency (SC)
    - Global interleaving of individual processor access streams
    - Not always naturally provided, may prevent optimizations
  - Weaker ordering: consistency only for synchronization points

# **Summary**



- Thread-level parallelism (TLP)
- Shared memory model
  - Multiplexed uniprocessor
  - · Hardware multihreading
  - Multiprocessing
- Synchronization
  - Lock implementation
  - Locking gotchas
- Cache coherence
  - Bus-based protocols
  - Directory protocols
- Memory consistency models

CIS 501 (Martin/Roth): Multicore