
CIS 501 Introduction To Computer Architecture

Unit 11: Shared-Memory Multiprocessors

CIS 501 (Martin/Roth): Shared Memory Multiprocessors



This Unit: Shared Memory Multiprocessors

Application OS Compiler Firmware CPU I/O Memory Digital Circuits Gates & Transistors	 Three issues Cache coherence Synchronization Memory consistency Two cache coherence approaches "Snooping" (SMPs): < 16 processors "Directory"/Scalable: lots of processors
CIS 501 (Martin/Roth): Shared Memory	Multiprocessors 2

Thread-Level Parallelism

<pre>struct acct_t { int bal; }; shared struct acct t accts[MAX ACCT]</pre>	,
int id, amt;	0: addi r1,accts,r3
<pre>if (accts[id].bal >= amt)</pre>	1: ld 0(r3),r4
{	2: blt r4,r2,6
<pre>accts[id].bal -= amt;</pre>	3: sub r4,r2,r4
<pre>spew cash();</pre>	4: st r4,0(r3)
}	5: call spew cash

Thread-level parallelism (TLP)

- Collection of asynchronous tasks: not started and stopped together
- Data shared loosely, dynamically
- Example: database/web server (each query is a thread)
 - accts is shared, can't register allocate even if it were scalar
- id and amt are private variables, register allocated to r1, r2
- Focus on this


CIS 501 (Martin/Roth): Shared Memory Multiprocessors

Shared Memory

Shared memory Multiple execution contexts sharing a single address space Multiple programs (MIMD) Or more frequently: multiple copies of one program (SPMD) Implicit (automatic) communication via loads and stores Simple software No need for messages, communication happens naturally Maybe too naturally Supports irregular, dynamic communication patterns Both DLP and TLP Complex hardware Must create a uniform view of memory Several aspects to this as we will see


Shared-Memory Multiprocessors • Provide a shared-memory abstraction • amiliar and efficient for programmers P1 P2 P3 P4 Memory System Ct 501 (Martin/Roth): Shared Memory Multiprocessors

Shared-Memory Multiprocessors




Paired vs. Separate Processor/Memory?

- Separate processor/memory
 Uniform memory access (UMA): equal latency to all memory
 - + Simple software, doesn't matter where you put data
 - Lower peak performance
 - Bus-based UMAs common: symmetric multi-processors (SMP)
- Paired processor/memory
 - Non-uniform memory access (NUMA): faster to local memory
 - More complex software: where you put data matters
 - + Higher peak performance: assuming proper data placement



Shared vs. Point-to-Point Networks


- Shared network: e.g., bus (left)
 - + Low latency
 - Low bandwidth: doesn't scale beyond ~ 16 processors
 - + Shared property simplifies cache coherence protocols (later)
- Point-to-point network: e.g., mesh or ring (right)
 - Longer latency: may need multiple "hops" to communicate
 - + Higher bandwidth: scales to 1000s of processors
 - Cache coherence protocols are complex




Implementation #1: Snooping Bus MP CPU(\$) U(\$) CPU(\$) CPU(\$) Mem uppercessors opuint the point opuint o

Organizing Point-To-Point Networks


- Network topology: organization of network
 - Tradeoff performance (connectivity, latency, bandwidth) ↔ cost
- Router chips
 - Networks that require separate router chips are indirect
 - Networks that use processor/memory/router packages are direct + Fewer components, "Glueless MP"
- Point-to-point network examples
 - Indirect tree (left)
 - Direct mesh or ring (right)






CIS 501 (Martin/Roth): Shared Memory Multiprocessors







- General point-to-point network-based systems
 - Typically processor/memory/router blocks (NUMA)
 - Glueless MP: no need for additional "glue" chips
 - Can be arbitrarily large: 1000's of processors
 - Massively parallel processors (MPPs)
 - In reality only government (DoD) has MPPs...
 - Companies have much smaller systems: 32–64 processors
 - Scalable multi-processors

CIS 501 (Martin/Roth): Shared Memory Multiprocessors

Issues for Shared Memory Systems

Three in particular
Cache coherence
Synchronization
Memory consistency model
Not unrelated to each other
Different solutions for SMPs and MPPs

No-Cache, No-Problem

Processor 0	Processor 1	
0: addi r1,accts,r3		500
1: ld 0(r3),r4		500
2: blt r4,r2,6		
3: sub r4,r2,r4		
4: st r4,0(r3)		400
5: call spew_cash	0: addi r1,accts,r3	
	1: ld 0(r3),r4	400
	2: blt r4,r2,6	
	3: sub r4,r2,r4	
	4: st r4,0(r3)	300
	5: call spew_cash	
Scenario I: proces	ssors have no caches	
 No problem 		
CIS 501 (Martin/Roth): Shared Me	mony Multiprocessors	15

An Example Execution

Processor 0	Processor 1		00114	
0: addi r1,accts,r3		CPU0	CPU1	Mem
1: ld 0(r3),r4				
2: blt r4,r2,6				
3: sub r4,r2,r4				
4: st r4,0(r3)				
5: call spew_cash	0: addi r1,accts,r3			
	1: ld 0(r3),r4			
	2: blt r4,r2,6			
	3: sub r4,r2,r4			
	4: st r4,0(r3)			
	5: call spew_cash			
Two \$100 withdray	vals from account #241 a	t two /	ATMs	
-++++++++	aps to thread on different proc			
	.bal (address is in r3)	C3301		

14

CIS 501 (Martin/Roth): Shared Memory Multiprocessors

Cache Incoherence

<u>Processor 0</u>	Processor 1		
0: addi r1,accts,r3			500
1: ld 0(r3),r4		V:500	500
2: blt r4,r2,6			
3: sub r4,r2,r4			
4: st r4,0(r3)		D:400	500
5: call spew_cash	0: addi r1,accts,r3		
	1: ld 0(r3),r4	D:400 V:5	500 500
	2: blt r4,r2,6		
	3: sub r4,r2,r4		
	4: st r4,0(r3)	D:400 D:4	00 500
	5: call spew_cash		
Scenario II: proce	essors have write-back ca	aches	
 Potentially 3 copies 	es of accts [241] .bal: mer	nory, p0\$, p1	\$
Can get incohere	nt (inconsistent)		
			16

Write-Thru Doesn't Help

Processor 0	Processor 1	
0: addi r1,accts,r3		500
1: ld 0(r3),r4		V:500 500
2: blt r4,r2,6		
3: sub r4,r2,r4		
4: st r4,0(r3)		V:400 400
5: call spew_cash	0: addi r1,accts,r3	
	1: ld 0(r3),r4	V:400 V:400 400
	2: blt r4,r2,6	
	3: sub r4,r2,r4	
	4: st r4,0(r3)	V:400 V:300 300
	5: call spew cash	

- - This time only 2 (different) copies of accts[241].bal
 - No problem? What if another withdrawal happens on processor 0?

CIS 501 (Martin/Roth): Shared Memory Multiprocessors	17	

What To Do?

 Have already seen this problem before with DM. DMA controller acts as another processor 	A
Changes cached versions behind processor's back	
Possible solutions	
No caches? Slow	
Make shared data uncachable? Still slow	
• Timely flushes and wholesale invalidations? Slow, but	OK for DMA
Hardware cache coherence	
+ Minimal flushing, maximum caching \rightarrow best perfor	mance
IS 501 (Martin/Roth): Shared Memory Multiprocessors	18

Hardware Cache Coherence

CPU	 Absolute coherence All copies have same data at all times Hard to implement and slow + Not strictly necessary 	
data data	Relative coherence	
	Temporary incoherence OK (e.g., write-bacAs long as all loads get right values	:k)
	Coherence controller:	
bus	• Examines bus traffic (addresses and data)	
	Executes coherence protocol	
	 What to do with local copy when you so different things happening on bus 	ee
CIS 501 (Martin/Roth): Shar	ed Memory Multiprocessors	19

Bus-Based Coherence Protocols

 Bus-based coherence protocols 	
 Also called snooping or broadcast 	
ALL controllers see ALL transactions IN	SAME ORDER
 Protocol relies on this 	
Three processor-side events	
• R: read	
• W: write	
• WB: write-back	
Two bus-side events	
• BR: bus-read, read miss on another proce	essor
• BW: bus-write, write miss or write-back o	n another processo
 Point-to-point network protocols also exis 	st
Called directories	
CIS 501 (Martin/Roth): Shared Memory Multiprocessors	20
CIS SUI (Marun/Rour). Shareu Memory Multiprocessors	20

VI (MI) Coherence Protocol

	• VI (valid-invalid) protocol: aka MI
	an a
	Two states (per block)
	• V (valid): have block
	 I (invalid): don't have block
	+ Can implement with valid bit
Å Å	 Protocol diagram (left)
R⇒BR, W⇒BW 3R/BW⇒WB, W	 Convention: event⇒generated-event
a l	Summary
R⇒BR, I	 If anyone wants to read/write block
	 Give it up: transition to I state
- y -	 Write-back if your own copy is dirty
	 This is an invalidate protocol
	Update protocol: copy data, don't invalidate
R/W	 Sounds good, but wastes a lot of bandwidth
CIS 501 (Martin/Roth): Shared Memory Multiprocessors 21

VI Protocol (Write-Back Cache)

Processor 0	Processor 1		
0: addi r1,accts,r3			500
1: ld 0(r3),r4		V:500	500
2: blt r4,r2,6			
3: sub r4,r2,r4			
4: st r4,0(r3)		V:400	500
5: call spew_cash	0: addi r1,&accts,r	3	
	1: ld 0(r3),r4	I:WB V:4	400
	2: blt r4,r2,6		
	3: sub r4,r2,r4		
	4: st r4,0(r3)	V:3	300 400
	5: call spew_cash		
• 1d by processor	L generates a BR		
 processor 0 re 	sponds by WB its dirty copy	, transitioning t	:o I
CIS 501 (Martin/Roth): Shared Mer	nory Multiprocessors		22

$VI \rightarrow MSI$ BR/BW • VI protocol is inefficient - Only one cached copy allowed in entire system - Multiple copies can't exist even if read-only • Not a problem in example • Big problem in reality BW⇒WB, WB⇒ BR MSI (modified-shared-invalid) BW • Fixes problem: splits "V" state into two states W⇒BW • M (modified): local dirty copy • S (shared): local clean copy Allows either W⇒BW • Multiple read-only copies (S-state) --OR--S Μ • Single read/write copy (M-state) BR⇒WB R/W R/BR


23

CIS 501 (Martin/Roth): Shared Memory Multiprocessors

MSI Protocol (Write-Back Cache)

Processor 0	Processor 1		
0: addi r1,accts,r3			500
1: ld 0(r3),r4		S:500	500
2: blt r4,r2,6			
3: sub r4,r2,r4			
4: st r4,0(r3)			
5: call spew_cash	0: addi r1,accts,r3	M:400	500
	1: ld 0(r3),r4	S:400 S:4	00 400
	2: blt r4,r2,6		
	3: sub r4,r2,r4		
	4: st r4,0(r3)		
	5: call spew_cash	I: M:3	400
• 1d by processor	T 2 1 2 2 1 2 2 1 2 3 1 2 3 1 2 3 3 1 3 3 3 1 3 3 3 3		
 processor 0 re 	sponds by WB its dirty copy, t	transitioning t	o S
 st by processor 	1 generates a BW		
 processor 0 re 	sponds by transitioning to I		
CIS 501 (Martin/Roth): Shared Me			24

A Protocol Optimization



Cache Coherence and Cache Misses

- A coherence protocol can effect a cache's miss rate (%_{miss})
 - Requests from other processors can invalidate (evict) local blocks
 - 4C miss model: compulsory, capacity, conflict, coherence
 - Coherence miss: miss to a block evicted by bus event
 - As opposed to a processor event
 - Example: direct-mapped 16B cache, 4B blocks, nibble notation

Cache contents (state:address)	Event	Outcome
S:0000, M:0010, S:0020, S:0030	Wr:0030	Upgrade Miss
S:0000, M:0010, S:0020, M:0030		15
S:0000, M:0010, S:0020, M:0030	BusRd:0000	Nothing
S:0000, M:0010, I :0020, M:0030	BusWr:0020	S→I Invalidation
S:0000, M:0010, I:0020, S:3030	Rd:3030	Compulsory Miss
S:0000, M:0010, S:0020 , S:3030	Rd:0020	Coherence Miss
S:0000, M:0010, S:0020, S:0030	Rd:0030	Conflict Miss
CIS 501 (Martin/Roth): Shared Memory Multiprocessors		27

Another Protocol Optimization

- Most modern protocols also include E (exclusive) state
 - Interpretation: can write to this block, but haven't yet
 - Why is this state useful?



Cache Coherence and Cache Misses

Cache parameters interact with coheren	ce misses
 Larger capacity: more coherence misses 	
 But offset by reduction in capacity misse 	S
 Increased block size: more coherence misse 	S
 False sharing: "sharing" a cache line w 	ithout sharing data
 Creates pathological "ping-pong" behavior 	or
 Careful data placement may help, but is 	difficult
Number of processors also affects coho	onco missos
Number of processors also affects cohe	rence misses
Number of processors also affects cohe – More processors: more coherence misses	rence misses
	rence misses
	rence misses
	rence misses
 Number of processors also affects coher – More processors: more coherence misses 	rence misses

Coherence Bandwidth Requirements	
How much address bus bandwidth does snooping need?	
Well, coherence events generated on	
 Misses (only in L2, not so bad) 	
Dirty replacements	
Some parameters	
• 2 GHz CPUs, 2 IPC, 33% memory operations,	
 2% of which miss in the L2, 50% of evictions are dirty 	
 (0.33 * 0.02) + (0.33 * 0.02 * 0.50)) = 0.01 events/insn 	
 0.01 events/insn * 2 insn/cycle * 2 cycle/ns = 0.04 events/ns 	
 Request: 0.04 events/ns * 4 B/event = 0.16 GB/s = 160 MB/s 	
 Data Response: 0.04 events/ns * 64 B/event = 2.56 GB/s 	
That's 2.5 GB/s per processor	
With 16 processors, that's 40 GB/s!	
 With 128 processors, that's 320 GB/s!! 	
Yes, you can use multiple buses but that hinders global ordering	
CIS 501 (Martin/Roth): Shared Memory Multiprocessors	29

More Coherence Bandwidth

 Also processor snooping bandwid 	
 Recall: snoop implies matching address a 	gainst current cache tag
 Just a tag lookup, not data 	
 0.01 events/insn * 2 insn/cycle = 0.01 ev 	ents/cycle per processo
 With 16 processors, each would do 0.16 t ± Add a port to the cache tags OK 	tag lookups per cycle
• With 128 processors, each would do 1.28	tag lookups per cycle
• If caches implement inclusion (L1 is	strict subset of L2)
 Additional snooping ports only needed 	d on L2, still bad though
 Upshot: bus-based coherence doesn 	't scale beyond 8–16
CIS 501 (Martin/Roth): Shared Memory Multiprocessors	30

Scalable Cache Coherence

• Part I: bus bandwidth

- Replace non-scalable bandwidth substrate (bus)...
- ...with scalable bandwidth one (point-to-point network, e.g., mesh)

• Part II: processor snooping bandwidth

- Interesting: most snoops result in no action
 - For loosely shared data, other processors probably
- Replace non-scalable broadcast protocol (spam everyone)...
- ...with scalable **directory protocol** (only spam processors that care)


CI	S 50	1 (N	1arti	in/R	oth)	: Sh	arec	d Me	emo	ry M	lultip	oroc	esso	ors						3	31	

Directory Coherence Protocols

Observe: physical address space statically partitioned	
+ Can easily determine which memory module holds a given line	
 That memory module sometimes called "home" 	

- Can't easily determine which processors have line in their caches
- Bus-based protocol: broadcast events to all processors/caches ± Simple and fast, but non-scalable
- Directories: non-broadcast coherence protocol
 - Extend memory to track caching information
 - For each physical cache line whose home this is, track:
 - Owner: which processor has a dirty copy (I.e., M state)
 - Sharers: which processors have clean copies (I.e., S state)
 - Processor sends coherence event to home directory
 - Home directory only sends events to processors that care

MSI Directory Protocol



Directory MSI Protocol P0 P1 Directory Processor 1 Processor 0 -:-:500 0: addi r1,accts,r3 1: ld 0(r3),r4 2: blt r4,r2,6 S:500 S:0:500 3: sub r4,r2,r4 4: st r4,0(r3) M:400 M:0:500 0: addi r1,accts,r3 5: call spew cash (stale) 1: ld 0(r3),r4 2: blt r4,r2,6 S:400 S:400 S:0,1:400 3: sub r4,r2,r4 4: st r4,0(r3) M:300 M:1:400 5: call spew cash 1d by P1 sends BR to directory Directory sends BR to P0, P0 sends P1 data, does WB, goes to S • st by P1 sends BW to directory Directory sends BW to P0, P0 goes to I CIS 501 (Martin/Roth): Shared Memory Multiprocessors 34

Directory Flip Side: Latency

 Directory protocols + Lower bandwidth consumption → more scalable 	le
- Longer latencies	<u>3 hop miss</u>
Two read miss situations	(P_0)
 Unshared block: get data from memory Bus: 2 hops (P0→memory→P0) Directory: 2 hops (P0→memory→P0) 	Dir
 Shared or exclusive block: get data from other Assume cache-to-cache transfer optimizatio Bus: 2 hops (P0→P1→P0) 	
– Directory: 3 hops (P0→memory→P1→P0)	
Common, with many processors high probability	bility someone has it
CIS 501 (Martin/Roth): Shared Memory Multiprocessors	35

Directory Flip Side: Complexity

•	Latency not only issue for directories
	Subtle correctness issues as well
	 Stem from unordered nature of underlying inter-connect
•	Individual requests to single cache line must appear atom
	Bus: all processors see all requests in same order
	Atomicity automatic
	Point-to-point network: requests may arrive in different orders
	 Directory has to enforce atomicity explicitly
	 Cannot initiate actions on request B
	 Until all relevant processors have completed actions on reque
	 Requires directory to collect acks, queue requests, etc.
•	Directory protocols
	Obvious in principle
	 Extremely complicated in practice
CI	S 501 (Martin/Roth): Shared Memory Multiprocessors 36

Coherence on Real Machines

- Many uniprocessors designed with on-chip snooping logic
 - Can be easily combined to form SMPs
 - E.g., Intel Pentium4 Xeon
- Larger scale (directory) systems built from smaller SMPs
 - E.g., Sun Wildfire, NUMA-Q, IBM Summit
- Some shared memory machines are not cache coherent
 - E.g., CRAY-T3D/E
 - Shared data is uncachable
 - If you want to cache shared data, copy it to private data section
 - Basically, cache coherence implemented in software
 - Have to really know what you are doing as a programmer

37

One Down, Two To Go

- Coherence only one part of the equation
 - Synchronization
 - Consistency

CIS	EOI	1 (N	larti	n /D	oth)	 	I Ma	 	+:.	 						_	9	

Best of Both Worlds?

- Ignore processor snooping bandwidth for a minute
- Can we combine best features of snooping and directories?
 - From snooping: fast 2-hop cache-to-cache transfers
 - From directories: scalable point-to-point networks
 - In other words...
- Can we use broadcast on an unordered network?
 - Yes, and most of the time everything is fine
 - But sometimes it isn't ... data race

Token Coherence (TC)

- An unordered broadcast snooping protocol ... without data races
- Interesting, but won't talk about here

CIS 501 (Martin/Roth): Shared Memory Multiprocessors

38

The Need for Synchronization

Proces	sor O	Pro	ocessor 1		
0: add	i r1,accts,r3			hann an Au	50
1: ld (0(r3),r4				
2: blt	r4,r2,6	0:	addi r1,accts,r3	S:500	50
3: sub	r4,r2,r4	1:	ld 0(r3),r4	S.200	S:500 50
4: st :	r4,0(r3)	2:	blt r4,r2,6	3.300	3.300 30
5: cal	l spew_cash	3:	<pre>sub r4,r2,r4</pre>	M:400	1: 40
		4 :	st r4,0(r3)		
		5:	call spew cash	1:	M:400 40

- We got it wrong ... and coherence had nothing to do with it

The Need for Synchronization

Processor 0	Processor 1	
0: addi r1,accts,r3		500
1: ld 0(r3),r4		
2: blt r4,r2,6	0: addi r1,accts,r3	S:500 500
3: sub r4,r2,r4	1: ld 0(r3),r4	S:500 S:500 500
4: st r4,0(r3)	2: blt r4,r2,6	3.300 3.300 300
5: call spew_cash	3: sub r4,r2,r4	M:400 I: 400
	4: st r4,0(r3)	
	5: call spew_cash	I: M:400 400
• What really hanne	ned?	

What really happened?

CIS 501 (Martin/Roth): Shared Memory Multiprocessors

- Access to accts [241].bal should conceptually be atomic
 - Transactions should not be "interleaved"
 - But that's exactly what happened
 - Same thing can happen on a multiprogrammed uniprocessor!

41

• Solution: synchronize access to accts [241].bal

ini	chr	on	ızat	non
			1741	

• Synchronization: second issue for shared memo	orv
 Regulate access to shared data 	
 Software constructs: semaphore, monitor 	
Hardware primitive: lock	
 Operations: acquire (lock) and release (lock) 	
 Region between acquire and release is a critic Must interleave acquire and release 	al section
Second consecutive acquire will fail (actually it will	block)
<pre>struct acct_t { int bal; }; shared struct acct_t accts[MAX_ACCT]; shared int lock; int id,amt; acquire(lock);</pre>	
<pre>if (accts[id].bal >= amt) { // critical section accts[id].bal -= amt; spew_cash(); }</pre>	
release(lock);	
CIS 501 (Martin/Roth): Shared Memory Multiprocessors	42

Spin Lock Strawman (Does not work)

 acquire 	(lock): while (loc	k != 0); lock =	1;
A0: A1: A2:	while lock is 1, wait for it ld 0(&lock), r6 bnez r6, A0 addi r6, 1, r6 st r6, 0(&lock)	to turn 0	
 release 	(lock): lock = 0;		
R0:	st r0,0(&lock)	// r0 holds 0	
	bared Memory Multiprocessors		43

Spin Lock Strawman (Does not work)

A0: ld 0(&lock),r6 A1: bnez r6,#A0	A0: $ld r6,0(\&lock)$
A2: addi r6,1,r6	A1: bnez r6, $\#$ A0
A3: st r6,0(&lock)	A2: addi r6,1,r6
CRITICAL_SECTION	A3: st r6,0(&lock)
	CRITICAL_SECTION
• Spin lock makes in	ntuitive sense, but doesn't actually work
 Loads/stores of tw 	vo acquire sequences can be interleaved

- Lock acquire sequence also not atomic
- Definition of "squeezing toothpaste"
- Note, release is trivially atomic

CIS 501 (Martin/Roth): Shared Memory Multiprocessors

Better Implementation: SYSCALL Lock

ACQUIRE_LOCK:		
A0: enable_interrupts		
A1: disable_interrupts	atomic	
A2: ld r6,0(&lock)		
A3: bnez r6,#A0		
A4: addi r6,1,r6		
A5: st r6,0(&lock)		
A6: enable_interrupts		
A7: jr \$r31		
- Implement lock in a CV	C ALL	
 Implement lock in a SYS 		
 Kernel can control interle 	eaving by disabling interrupts	
+ Works		
 But only in a multi-program 	ammed uni-processor	
 Hugely expensive in the 	common case, lock is free	
CIS 501 (Martin/Roth): Shared Memory Multi	iprocessors 45	

Working Spinlock: Test-And-Set

 ISA provides an atomic lock acquisition instructio Example: test-and-set 	1
t&s r1,0(&lock)	
 Atomically executes mov r1,r2 ld r1,0(&lock) 	
st r2,0(&lock)	
• If lock was initially free (0), acquires it (sets it to 1)	
 If lock was initially busy (1), doesn't change it 	
 New acquire sequence A0: t&s r1,0(&lock) A1: bnez r1,A0 	
 Also known as swap, exchange, or fetch-and-add 	
5 501 (Martin/Roth): Shared Memory Multiprocessors	46

Test-and-Set Lock Correctness

Processor 0	Processor 1	
A0: t&s r1,0(&lock)		
A1: bnez r1,#A0	A0: t&s r1,0(&lock)	
CRITICAL_SECTION	A1: bnez r1,#A0	
	A0: t&s r1,0(&lock)	
	A1: bnez r1,#A0	
+ Test-and-set loc	k actually works	
Processor 1 kee	ps spinning	

Test-and-Set Lock Performance

<u>Processor 1</u>	Processor 2			
A0: t&s r1,0(&lock)		M:1	l:	1
A1: bnez r1,#A0	A0: t&s r1,0(&lock)	l:	M:1	1
A0: t&s r1,0(&lock)	A1: bnez r1,#A0	M:1	l:	1
A1: bnez r1,#A0	A0: t&s r1,0(&lock)	l:	M:1	1
	A1: bnez r1,#A0	M:1	1:	1

- But performs poorly in doing so
 - Consider 3 processors rather than 2
 - Processor 0 (not shown) has the lock and is in the critical section
 - But what are processors 1 and 2 doing in the meantime?
 - Loops of t&s, each of which includes a st
 - Taking turns invalidating each others cache lines
 - Generating a ton of useless bus (network) traffic

Test-and-Test-and-Set Locks

•	Solution:	test-and	-test-and	l-set locks
---	-----------	----------	-----------	-------------

- New acquire sequence
 - A0: ld r1,0(&lock)
 - A1: bnez r1,A0
 - A2: addi r1,1,r1 A3: t&s r1,0(&lock)
 - A4: bnez r1,A0
- Within each loop iteration, before doing a t&s
 - Spin doing a simple test (1d) to see if lock value has changed
 - Only do a t&s (st) if lock is actually free
- Processors can spin on a busy lock locally (in their own cache)
- Less unnecessary bus traffic

CIS 501 (Martin/Roth): Shared Memory Multiprocessors	CIS 501	(Martin/Roth):	Shared	Memory	Multiprocessors	
--	---------	----------------	--------	--------	-----------------	--

Test-and-Test-and-Set Lock Performance

Processor 1	Processor 2			_
A0: ld r1,0(&lock)		S:1	1:	1
A1: bnez r1,A0	A0: ld r1,0(&lock)	S:1	S:1	1
A0: ld r1,0(&lock)	A1: bnez r1,A0	S:1	S:1	1
// lock relea	ased by processor 0	l:	1:	0
A0: ld r1,0(&lock)	A1: bnez r1,A0	S:0	1:	0
A1: bnez r1,A0	A0: ld r1,0(&lock)	S:0	S:0	0
A2: addi r1,1,r1	A1: bnez r1,A0	S:0	S:0	0
A3: t&s r1,(&lock)	A2: addi r1,1,r1	M:1	1:	1
A4: bnez r1,A0	A3: t&s r1,(&lock)	l:	M:1	1
CRITICAL_SECTION	A4: bnez r1,A0	l:	M:1	1
	A0: ld r1,0(&lock)	l:	M:1	1
	A1: bnez r1,A0	l:	M:1	1

Queue Locks

 Test-and-test-and-set locks can still perform poorly If lock is contended for by many processors Lock release by one processor, creates "free-for-all" by others Network gets swamped with tes requests
 Queue lock When lock is released by one processor Directory doesn't notify (by invalidations) all waiting processors Instead, chooses one and sends invalidation only to it Others continue spinning locally, unaware lock was released Effectively, directory passes lock from one processor to the next Greatly reduced network traffic

Queue Lock Performance

<u>Processor 1</u>	Processor 2			_
A0: ld r1,0(&lock)		S:1	1:	1
A1: bnez r1,A0	A0: ld r1,0(&lock)	S:1	S:1	1
A0: ld r1,0(&lock)	A1: bnez r1,A0	S:1	S:1	1
// lock relea	ased by processor 0	1:	S:1	0
A0: ld r1,0(&lock)	A1: bnez r1,A0	S:0	1:	0
A1: bnez r1,A0	A0: ld r1,0(&lock)	S:0	S:0	0
A2: addi r1,1,r1	A1: bnez r1,A0	S:0	S:0	0
A3: t&s r1,(&lock)		M:1	1:	1
A4: bnez r1,A0	A0: ld r1,0(&lock)	S:1	S:1	1
CRITICAL_SECTION	A1: bnez r1,A0	S:1	S:1	1
	A0: ld r1,0(&lock)	S:1	S:1	1
	A1: bnez r1,A0	S:1	S:1	1
Processor 0 rele	ases lock, informs only proc	essor 1		
CIS 501 (Martin/Roth): Shared N	Aemory Multiprocessors		5	2

CIS 501 (Martin/Roth): Shared Memory Multiprocessors

49

A Final Word on Locking

- A single lock for the whole array may restrict parallelism
 - · Will force updates to different accounts to proceed serially
 - Solution: one lock per account
 - Locking granularity: how much data does a lock lock?
 - A software issue, but one you need to be aware of

<pre>struct acct_t { int bal,lock; };</pre>	
<pre>shared struct acct_t accts[MAX_ACCT];</pre>	
<pre>int id,amt; acquire(accts[id].lock);</pre>	
if $(accts[id], bal >= amt)$ {	
accts[id].bal -= amt;	
<pre>spew_cash(); }</pre>	
<pre>release(accts[id].lock);</pre>	
CIS 501 (Martin/Roth): Shared Memory Multiprocessors	53

Memory Consistency

Memory coherence	
 Creates globally uniform (consistent) view 	
 Of a single memory location (in other words: cache line) 	
– Not enough	
 Cache lines A and B can be individually consistent 	
But inconsistent with respect to each other	
Memory consistency	
 Creates globally uniform (consistent) view 	
Of all memory locations relative to each other	
Who cares? Programmers	
 Globally inconsistent memory creates mystifying behavior 	
CIS 501 (Martin/Roth): Shared Memory Multiprocessors	54

Coherence vs. Consistency

Processor 0	Processor 1	
A=1;	while (!flag); // spin	
<pre>flag=1;</pre>	print A;	

- Intuition says: P1 prints A=1
- Coherence says: absolutely nothing
 - P1 can see P0's write of flag before write of A!!! How?
 - Maybe coherence event of ${\bf A}$ is delayed somewhere in network

55

- Maybe P0 has a coalescing write buffer that reorders writes
- Imagine trying to figure out why this code sometimes "works" and sometimes doesn't
- Real systems act in this strange manner

CIS 501 (Martin/Roth): Shared Memory Multiprocessors

Sequential Consistency (SC)

A=fl	Lag=0 ;	
Processor 0	Processor 1	
A=1;	while (!flag); // spin	
flag=1;	print A;	
 Sequential 	consistency (SC)	
• Formal de	efinition of memory view programmers expect	
 Processors 	see their own loads and stores in program order	
+ Provide	ed naturally, even with out-of-order execution	
• But also: p	processors see others' loads and stores in program or	der
 And finally: 	: all processors see same global load/store ordering	
	o conditions not naturally enforced by coherence	
Lamport de	efinition: multiprocessor ordering	
 Correspond 	ds to some sequential interleaving of uniprocessor or	der
•	tinguishable from multi-programmed uni-	
processor	i Shared Memory Multiprocessors 5	

Enforcing SC

 What does it take to enforce SC? · Definition: all loads/stores globally ordered • Translation: coherence events of all loads/stores globally ordered • When do coherence events happen naturally? · On cache access • For stores: retirement \rightarrow in-order \rightarrow good • No write buffer? Yikes, but OK with write-back D\$ For loads: execution → out-of-order → bad - No out-of-order execution? Double yikes Is it true that multi-prcessors cannot be out-of-order? - That would be really bad • Out-of-order is needed to hide cache miss latency • And multi-processors not only have more misses... • ... but miss handling takes longer (coherence actions) 57 CIS 501 (Martin/Roth): Shared Memory Multiprocessors

Is SC Really Necessary?

• SC

	 + Most closely matches programmer's intuition (don't under-estimate) - Restricts optimization by compiler, CPU, memory system • Supported by MIPS, HP PA-RISC
	 Is full-blown SC really necessary? What about All processors see others' loads/stores in program order But not all processors have to see same global order Allows processors to have in-order write buffers Doesn't confuse programmers too much Synchronized programs (e.g., our example) work as expected Processor Consistency (PC): e.g., Intel IA-32, SPARC
CI	S 501 (Martin/Roth): Shared Memory Multiprocessors 59

SC + 000

• Recall: opportunistic load scheduling in a uni-p	rocessor
 Loads issue speculatively relative to older stor 	
 Stores scan for younger loads to same address have Find one? Ordering violation → flush and restart 	
 In-flight loads effectively "snoop" older stores from s 	ame process
 SC + OOO can be reconciled using same tech Write bus requests from other processors snoop in-fl Think of MOB as extension of the cache hierarchy MIPS R10K does this 	
• SC implementable, but overheads still remain:	
Write buffer issues	
Complicated Id/st logic	
CIS 501 (Martin/Roth): Shared Memory Multiprocessors	58

Weak Memory Ordering

Four even where we also as it and succession of	
For properly synchronized programs	
 Only acquires/releases must be strictly ordered 	
 Why? Acquire-release pairs define critical s 	ections
 Between critical-sections: data is private 	
 Globally unordered access OK 	
 Within critical-section: access to shared data is exclusive 	re
 Globally unordered access also OK 	
 Implication: compiler or dynamic scheduling is OK 	
 As long as re-orderings do not cross synchronization 	n points
• Weak Ordering (WO): Alpha, IA-64, PowerPC	
 ISA provides fence insns to indicate scheduling barriers 	
 Proper use of fences is somewhat subtle 	
 Use synchronization library, don't write your 	own
CIS 501 (Martin/Roth): Shared Memory Multiprocessors	60

SC + 000 vs. W0

• Big debate these days

- Is SC + OOO equal to WO performance wise?
- And if so, which is preferred?

• Another hot button issue

- Can OOO be used to effectively speculate around locks?
- Short answer: yes

TC 501 /M-	ortin/Doth). Ch	ared Memory	Multiprocosso		61

Multiprocessing & Power Consumption

Multiprocessing can be very power efficient	
 Recall: dynamic voltage and frequency scaling Performance vs power is NOT linear Example: Intel's Xscale 1 GHz → 200 MHz reduces energy used by 30x 	
 Impact of parallel execution What if we used 5 Xscales at 200Mhz? Similar performance as a 1Ghz Xscale, but 1/6th the er 5 cores * 1/30th = 1/6th 	iergy
 Assumes parallel speedup (a difficult task) Remember Ahmdal's law 	
CIS 501 (Martin/Roth): Shared Memory Multiprocessors	63

Multiprocessors Are Here To Stay

•	 Moore's law is making the multiprocessor a commodity part 500M transistors on a chip, what to do with all of them? Not enough ILP to justify a huge uniprocessor Really big caches? t_{hit} increases, diminishing %_{miss} returns 		
•	Chip multiprocessors (CMPs)		
	Multiple full processors on a single chip		
	• Example: IBM POWER4: two 1GHz processors, 1MB L2, L3 tags		
•	 Multiprocessors a huge part of computer architecture Multiprocessor equivalent of H+P is 50% bigger than H+P 		
	Another entire cores on multiprocessor architecture		
	Hopefully every other year or so (not this year)		
CI	S 501 (Martin/Roth): Shared Memory Multiprocessors 62		

Shared Memory Summary

 Shared-memory multiprocessors + Simple software: easy data sharing, handles both I 	DI P and TI P
 Complex hardware: must provide illusion of global 	
 Two basic implementations 	address space
Symmetric (UMA) multi-processors (SMPs)	
Underlying communication network: bus (order	red)
+ Low-latency, simple protocols that rely on globa	
 Low-bandwidth, poor scalability 	
• Scalable (NUMA) multi-processors (MPPs)	
 Underlying communication network: point-to-perturbed to the perturbation of the perturbation	oint (unordered)
 Higher-latency, complex protocols 	
CIS 501 (Martin/Roth): Shared Memory Multiprocessors	64

Shared Memory Summary

65

CIS 501 (Martin/Roth): Shared Memory Multiprocessors