CIS 501 Introduction to Computer Architecture

Unit 4: Memory Hierarchy II: Main Memory

CIS 501 (Martin/Roth): Main Memory

Readings

P+H	 Storage: registers, memory, disk
• Chapter 5.8-5.18	Memory is the fundamental element
Skip Intel Pentium example in 5.11	
• Skim 5.14, 5.15, 5.18	Memory component performance
	• $\mathbf{t}_{avg} = \mathbf{t}_{hit} + \mathcal{W}_{miss} * \mathbf{t}_{miss}$
	 Can't get both low t_{hit} and %_{miss} in a single structure
	Memory hierarchy
	Upper components: small, fast, expensive
	Lower components: big, slow, cheap
	 t_{avg} of hierarchy is close to t_{hit} of upper (fastest) component
	 10/90 rule: 90% of stuff found in fastest component
	Temporal/spatial locality: automatic up-down data movement
CIS 501 (Martin/Roth): Main Memory	3 CIS 501 (Martin/Roth): Main Memory 4

1

This Unit: Main Memory

OS Compiler Firmware CPU I/O Memory Digital Circuits Gates & Transistors	Virtual memory Address translation and page tables
	 Virtual memory's impact on caches Page-based protection Organizing a memory system Bandwidth matching Error correction

Memory Hierarchy Review



Memory Organization

• Paged "virtual" memory

- Programs what a conceptually view of a memory of unlimited size
- Use disk as a *backing store* when physical memory is exhausted
- Memory acts like a cache, managed (mostly) by software
- How is the "memory as a cache" organized?
 - Block size? Pages that are typically 4KB or larger
 - Associativity? Fully associative
 - Replacement policy? In software
 - Write-back vs. write-through? Write-back
 - Write-allocate vs. write-non-allocate? Write allocate

CIS 501 (Martin/Roth): Main Memory

Low %_{miss} At All Costs

• For a memory component: t_{hit} vs. $\%_{miss}$ tradeoff	
 Upper components (I\$, D\$) emphasize low t_{hit} Frequent access → minimal t_{hit} important t_{miss} is not bad → minimal %_{miss} less important Low capacity/associativity/block-size, write-back or write-thru 	
 Moving down (L2) emphasis turns to %_{miss} Infrequent access → minimal t_{hit} less important t_{miss} is bad → minimal %_{miss} important High capacity/associativity/block size, write-back 	
 For memory, emphasis entirely on %_{miss} t_{miss} is disk access time (measured in ms, not ns) 	
CIS 501 (Martin/Roth): Main Memory	7

Memory Organization Parameters

Parameter	I\$/D\$	L2	Main Memory
t _{hit}	1-2ns	5-15ns	100ns
t _{miss}	5-15ns	100ns	10ms (10M ns)
Capacity	8–64KB	256KB-8MB	256MB-4GB
Block size	16-32B	32-256B	8–64KB pages
Associativity	1-4	4–16	Full
Replacement Policy	LRU/NMRU	LRU/NMRU	working set
Write-through?	Either	No	No
Write-allocate?	Either	Yes	Yes
Write buffer?	Yes	Yes	No
Victim buffer?	Yes	No	No
Prefetching?	Either	Yes	Either

CIS 501 (Martin/Roth): Main Memory

8

6

Software Managed Memory

- Isn't full associativity difficult to implement?
 - Yes ... in hardware
 - Implement fully associative memory in software
- Let's take a step back...





Virtual Memory

9

11



Uses of Virtual Memory



More Uses of Virtual Memory

Isolation and Protection

- Piggy-back mechanism to implement page-level protection
- Map virtual page to physical page
 - ... and to Read/Write/Execute protection bits in page table

• In multi-user systems

- Prevent user from accessing another's memory
- Only the operating system can see all system memory
- Attempt to illegal access, to execute data, to write read-only data?
 - Exception → OS terminates program
- More later
- Inter-process communication
 - Map virtual pages in different processes to same physical page

13

Disk(swap)

15

Share files via the UNIX mmap() call

CIS 501 (Martin/Roth): Main Memory

Address Translation

virtual address[31:0]		VPN[31:16]	POFS[15:0]
		translate	don't touch
	physical address[25:0]	PPN[27:16]	POFS[15:0]

• VA→PA mapping called address translation

• Split VA into virtual page number (VPN) and page offset (POFS)

14

- Translate VPN into physical page number (PPN)
- POFS is not translated
- $VA \rightarrow PA = [VPN, POFS] \rightarrow [PPN, POFS]$
- Example above
 - 64KB pages → 16-bit POFS
 - 32-bit machine \rightarrow 32-bit VA \rightarrow 16-bit VPN
 - Maximum 256MB memory \rightarrow 28-bit PA \rightarrow 12-bit PPN

CIS 501 (Martin/Roth): Main Memory

Mechanics of Address Translation

- How are addresses translated?
 - In software (now) but with hardware acceleration (a little later)
- Each process allocated a page table (PT)
 - Managed by the operating system
- Maps VPs to PPs or to disk (swap) addresses • VP entries empty if page never referenced • Translation is table lookup struct { union { int ppn, disk_block; } int is_valid, is_dirty; PTE; struct PTE pt[NUM_VIRTUAL_PAGES]; int translate(int vpn) { if (pt[vpn].is_valid)

return pt[vpn].ppn;

CIS 501 (Martin/Roth): Main Memory

Page Table Size

 How big is a page table on the following machine? 4B page table entries (PTEs) 32-bit machine 4KB pages 	
 32-bit machine → 32-bit VA → 4GB virtual memory 4GB virtual memory / 4KB page size → 1M VPs 1M VPs * 4B PTE → 4MB 	
How big would the page table be with 64KB pages?How big would it be for a 64-bit machine?	
 Page tables can get big There are ways of making them smaller 	
CIS 501 (Martin/Roth): Main Memory	16

Multi-Level Page Table

One way: multi-level page tables	
Tree of page tables	
Lowest-level tables hold PTEs	
 Upper-level tables hold pointers to lower-level tables 	
Different parts of VPN used to index different levels	
• Example: two-level page table for machine on last	slide
Compute number of pages needed for lowest-level (PTEs))
• 4KB pages / 4B PTEs \rightarrow 1K PTEs/page	-
• 1M PTEs / (1K PTEs/page) \rightarrow 1K pages	
 Compute number of pages needed for upper-level (pointer 1K lowest-level pages → 1K pointers 	ers)
• 1K pointers * 32-bit VA \rightarrow 4KB \rightarrow 1 upper level page	
CTC 501 (Martin/Poth): Main Memory	17
	1/

Multi-Level Page Table (PT)

 Have we saved any space? 	
 Isn't total size of 2nd level tables same as single-level table (i.e., 4MB)? 	
Yes, but	
Large virtual address regions unused	
Corresponding 2nd-level tables need not exist	1
Corresponding 1st-level pointers are null	
• Example: 2MB code, 64KB stack, 16MB heap	
• Each 2nd-level table maps 4MB of virtual addresses	->
• 1 for code, 1 for stack, 4 for heap, (+1 1st-level)	
• 7 total pages = 28KB (much less than 4MB)	i
CIS 501 (Martin/Roth): Main Memory	19

Multi-Level Page Table 20-bit VPN VPN[19:10] VPN[9:0] 2nd-level PTEs Upper 10 bits index 1st-level table 1st-level Lower 10 bits index 2nd-level table pt "root" "pointers' struct { union { int ppn, disk block; } int is valid, is dirty; } PTE; struct { struct PTE ptes[1024]; } L2PT; struct L2PT *pt[1024]; int translate(int vpn) { struct L2PT *12pt = pt[vpn>>10]; if (l2pt && l2pt->ptes[vpn&1023].is valid) return l2pt->ptes[vpn&1023].ppn; } CIS 501 (Martin/Roth): Main Memory

Address Translation Mechanics

• The six questions

- What? address translation
- Why? compatibility, multi-programming, protection
- How? page table
- Who performs it?
- When do you translate?
- Where does page table reside?
- Conceptual view:
 - Translate virtual address before every cache access
 - Walk the page table for every load/store/instruction-fetch
 - Disallow program from modifying its own page table entries

• Actual approach:

• Cache translations in a "translation cache" to avoid repeated lookup

CIS 501 (Martin/Roth): Main Memory

20

Translation Lookaside Buffer



Page Faults

 Page fault: PTE not in TLB or page table Page is simply not in memory Starts out as a TLB miss, detected by OS handler/hardware FSM OS routine Choose a physical page to replace • "Working set": more refined software version of LRU Tries to see which pages are actively being used Balances needs of all current running applications If dirty, write to disk Read missing page from disk Takes so long (~10ms), OS schedules another task Treat like a normal TLB miss from here CIS 501 (Martin/Roth): Main Memory

23

TLB Misses and Miss Handling • TLB miss: requested PTE not in TLB, search page table Software routine, e.g., Alpha Special instructions for accessing TLB directly Latency: one or two memory accesses + OS call • Hardware finite state machine (FSM), e.g., x86 Store page table root in hardware register Page table root and table pointers are physical addresses + Latency: saves cost of OS call • In both cases, reads use the the standard cache hierarchy + Allows caches to help speed up search of the page table Nested TLB miss: miss handler itself misses in the TLB Solution #1: Allow recursive TLB misses (very tricky) Solution #2: Lock TLB entries for page table into TLB Solution #3: Avoid problem using physical address in page table CIS 501 (Martin/Roth): Main Memory 22

Physical Caches Memory hierarchy so far: physical caches CPU Indexed and tagged by PAs Translate to PA to VA at the outset + Cached inter-process communication works Single copy indexed by PA Slow: adds at least one cycle to t_{hit} L2 Main Memory CIS 501 (Martin/Roth): Main Memory 24

Virtual Caches



Parallel Cache/TLB Access



Hybrid: Parallel TLB/Cache Access



Cache Size And Page Size [31:12] [4:0] 2 index [11:5] VPN [31:16] page offset [15:0] Relationship between page size and L1 cache size Forced by non-overlap between VPN and IDX portions of VA Which is required for TLB access Rule: (cache size) / (associativity) ≤ page size Result: associativity increases allowable cache sizes • Systems are moving towards bigger (64KB) pages To use parallel translation with bigger caches To amortize disk latency Example: Pentium 4, 4KB pages, 8KB, 2-way SA L1 data cache • If cache is too big, same issues as virtually-indexed caches • No relationship between page size and L2 cache size CIS 501 (Martin/Roth): Main Memory 28

TLB Organization

- Like caches: TLBs also have ABCs
 - Capacity
 - Associativity (At least 4-way associative, fully-associative common)
 - What does it mean for a TLB to have a block size of two?
 - Two consecutive VPs share a single tag
- Like caches: there can be L2 TLBs
 - Why? Think about this...
- Rule of thumb: TLB should "cover" L2 contents
 - In other words: (#PTEs in TLB) * page size ≥ L2 size
 - Why? Think about relative miss latency in each...

CIS 501 (Martin/Roth): Main Memory

29

Memory Protection and Isolation

•	Most important role of virtual memory today
	 Virtual memory protects applications from one another OS uses indirection to isolate applications One buggy program should not corrupt the OS or other programs + Comes "for free" with translation - However, the protection is limited
	 What about protection from Viruses and worms? Stack smashing Malicious/buggy services? Other applications with which you want to communicate
CIS	5 501 (Martin/Roth): Main Memory 31

Virtual Memory

Virtual memory ubiquitous today
 Certainly in general-purpose (in a computer) processors
But even many embedded (in non-computer) processors support it
Several forms of virtual memory
 Paging (aka flat memory): equal sized translation blocks
Most systems do this
 Segmentation: variable sized (overlapping?) translation blocks
 x86 used this rather than 32-bits to break 16-bit (64KB) limit
Makes life hell
Paged segments: don't ask
• How does virtual memory work when system starts up?
CIS 501 (Martin/Roth): Main Memory 30

Stack Smashing via Buffer Overflow

<pre>int i = 0; char buf[128]; while ((buf[i++] = getc()) != '\n') ; return;</pre>	ra
 Stack smashing via buffer overflow Oldest trick in the virus book Exploits stack frame layout and Sloppy code: length-unchecked copy to stack buffer "Attack string": code (128B) + &buf[0] (4B) 	buf[128] ra
 Caller return address replaced with pointer to attack code Caller return executes attack code at caller's privilege level 	&buf[0] attack
Vulnerable programs: gzip-1.2.4, sendmail-8.7.5 CIS 501 (Martin/Roth): Main Memory	• ra



Safe and Efficient Services Scenario: module (application) A wants service B provides • A doesn't "trust" B and vice versa (e.g., B is kernel) How is service provided? Option I: conventional call in same address space + Can easily pass data back and forth (pass pointers) - Untrusted module can corrupt your data Option II: trap or cross address space call - Copy data across address spaces: slow, hard if data uses pointers + Data is not vulnerable Page-level protection helps somewhat, but... · Page-level protection can be too coarse grained If modules share address space, both can change protections CIS 501 (Martin/Roth): Main Memory 34

Research: Mondriaan Memory Protection

otection (MMP)	• DRAM (memory): a major force behind computer industry		
[Witchel+, ASPLOS'00]	Modern DRAM came with introduction of IC (1970) Dreaded by magnetic "sere" memory (1050c)		
brotection	More closely resembles today's disks than memory		
age table) per address space	 And by mercury delay lines before that (ENIAC) 		
caches translations	Re-circulating vibrations in mercury tubes		
onal to address spaces	"the one single development that put computers on their feet was the		
ss space but different protection domains	invention of a reliable form of memory, namely the core memory It's		
rotection table) per protection domain	could in due course be made large"		
sented at word-level	Maurice Wilkes		
l, only 6.25% overhead	Memoirs of a Computer Programmer, 1985		
caches protection bits			
35	CIS 501 (Martin/Roth): Main Memory 36		

Brief History of DRAM

Mondriaan Memory Pro

- Research project from MIT
- Separates translation from p
- MMP translation: as usual
 - One translation structure (p
 - Hardware acceleration: TLB
- MMP protection
 - Protection domains: orthogo
 - · Services run in same addres
 - One protection structure (pr
 - Protection bits repres
 - Two bits per 32-bit word
 - Hardware acceleration: PLB

CIS 501 (Martin/Roth): Main Memory

DRAM Technology

DRAM optimized for density (bits per chip)	
Capacitor & one transistor	
 In contrast, SRAM has six transistors 	
 Capacitor stores charge (for 1) or no charge (for 0) 	
 Transistor controls access to the charge 	
 Analogy of balloon + valve 	
Destructive read	
 Sensing if the capacitor is charged or not destroy value 	
 Solution: every read is immediately followed by a write 	
Refresh	
Charge leaks away	
 Occasionally read then write back the values 	
Not needed for SRAM	
High latency (50ns to 150ns)	
CIS 501 (Martin/Roth): Main Memory	37
	57

DRAM Bandwidth Use multiple DRAM chips to increase bandwidth Recall, access are the same size as second-level cache Example, 16 2-byte wide chips for 32B access DRAM density increasing faster than demand Result: number of memory chips per system decreasing Need to increase the **bandwidth per chip**Especially important in game consoles SDRAM → DDR → DDR2 Rambus - high-bandwidth memory Used by several game consoles

DRAM Reliability

 One last thing about DRAM technology errors DRAM fails at a higher rate than SRAM (CPU logic) Very few electrons stored per bit 	
 Bit flips from energetic α-particle strikes Many more bits 	
 Modern DRAM systems: built-in error detection/correc Today all servers; desktop and laptops soon 	tion
Key idea: checksum-style redundancy	
 Main DRAM chips store data, additional chips store f(d f(data) < data 	lata)
 On read: re-compute f(data), compare with stored f(d Different ? Error 	ata)
 Option I (detect): kill program 	
Option II (correct): enough information to fix error?	fix and go on
CIS 501 (Martin/Roth): Main Memory	39

DRAM Error Detection and Correction



- Performed by memory controller (not the DRAM chip)
- Error detection/correction schemes distinguished by...
 - How many (simultaneous) errors they can detect
 - How many (simultaneous) errors they can correct

CIS 501 (Martin/Roth): Main Memory

40

Error Detection: Parity

• Parity: simplest scheme

- $f(data_{N-1...0}) = XOR(data_{N-1}, ..., data_1, data_0)$
- + Single-error detect: detects a single bit flip (common case)
 - Will miss two simultaneous bit flips...
 - But what are the odds of that happening?
- Zero-error correct: no way to tell which bit flipped

CIS 501 (Martin/Roth): Main Memory

SEC Hamming Code

• SEC: single-error correct • $C = \log_2 D + 1$ + Relative overhead decreases as D grows • Example: $D = 4 \rightarrow C = 3$ • $d_1 d_2 d_3 d_4 c_1 c_2 c_3 \rightarrow c_1 c_2 d_1 c_3 d_2 d_3 d_4$ • $c_1 = d_1 \wedge d_2 \wedge d_4$, $c_2 = d_1 \wedge d_3 \wedge d_4$, $c_3 = d_2 \wedge d_3 \wedge d_4$ • Syndrome: $c_i \wedge c'_i = 0$? no error : points to flipped-bit • Working example • Original data = 0110 $\rightarrow c_1 = 1$, $c_2 = 1$, $c_3 = 0$ • Flip $d_2 = 0010 \rightarrow c'_1 = 0$, $c'_2 = 1$, $c'_3 = 1$ • Syndrome = 101 (binary 5) \rightarrow 5th bit? D_2 • Flip $c_2 \rightarrow c'_1 = 1$, $c'_2 = 0$, $c'_3 = 0$ • Syndrome = 010 (binary 2) \rightarrow 2nd bit? c_2 CIS 501 (Martin/Roth): Main Memory

Error Correction: Hamming Codes

Hamming Code

- H(A,B) = number of 1's in A^B (number of bits that differ)
 Called "Hamming distance"
- Use D data bits + C check bits construct a set of "codewords"
 - Check bits are parities on different subsets of data bits
- \forall codewords A,B H(A,B) $\geq \alpha$
 - No combination of $\alpha\text{--}1$ transforms one codeword into another

42

- For simple parity: $\alpha = 2$
- Errors of δ bits (or fewer) can be detected if α = δ + 1
- Errors of β bits or fewer can be corrected if $\alpha = 2\beta + 1$
- Errors of δ bits can be detected and errors of β bits can be corrected if α = β + δ + 1

CIS 501 (Martin/Roth): Main Memory

41

43

SECDED Hamming Code

•	SECDED. Single error correct, double error detect	
	• $C = log_2 D + 2$	
	 Additional parity bit to detect additional error 	
•	Example: $D = 4 \rightarrow C = 4$	
	• $d_1 d_2 d_3 d_4 c_1 c_2 c_3 \rightarrow c_1 c_2 d_1 c_3 d_2 d_3 d_4 c_4$	
	• $c_4 = c_1 \wedge c_2 \wedge d_1 \wedge c_3 \wedge d_2 \wedge d_3 \wedge d_4$	
	• Syndrome == 0 and $c'_4 == c_4 \rightarrow$ no error	
	• Syndrome != 0 and c'_4 != $c_4 \rightarrow 1$ -bit error	
	• Syndrome $!= 0$ and $c'_4 == c_4 \rightarrow 2$ -bit error	
	• Syndrome == 0 and $c'_4 != c_4 \rightarrow c_4$ error	
•	Many machines today use 64-bit SECDED code	
	 C = 8 (one additional byte, 12% overhead) 	
	 ChipKill - correct any aligned 4-bit error 	
	 If an entire DRAM chips dies, the system still works! 	
CTO	5 E01 (Martin/Dath), Main Marran	1

Virtual memory	
 Page tables and address translation 	
 Virtual, physical, and hybrid caches 	
• TLBs	
DRAM technology	
 Error detection and correction 	
 Parity and Hamming codes 	