CIS 501 Introduction to Computer Architecture

Unit 3: Storage Hierarchy I: Caches

CIS 501 (Martin/Roth): Caches

Motivation

· Processor can compute only as fast as memory

• A 3Ghz processor can execute an "add" operation in 0.33ns

• Today's "Main memory" latency is more than 100ns

Naïve implementation: loads/stores can be 300x slower than other operations

1

• Unobtainable goal:

- Memory that operates at processor speeds
- Memory as large as needed for all running programs
- Memory that is cost effective
- Can't achieve all of these goals at once

CIS 501 (Martin/Roth): Caches

This Unit: Caches



Types of Memory

• Static RAM (SRAM)

- 6 transistors per bit
- Optimized for speed (first) and density (second)
- Fast (sub-nanosecond latencies for small SRAM)
 - Speed proportional to its area
- Mixes well with standard processor logic

• Dynamic RAM (DRAM)

- 1 transistor + 1 capacitor per bit
- Optimized for density (in terms of cost per bit)
- Slow (>40ns internal access, >100ns pin-to-pin)
- Different fabrication steps (does not mix well with logic)

Nonvolatile storage: Magnetic disk, Flash RAM

CIS 501 (Martin/Roth): Caches

Storage Technology

• SRAM - 4MB	
 DRAM - 1,000MB (1GB) 	 250x cheaper than SRAM
 Disk - 400,000MB (400GB) 	400x cheaper than DRAM
Latency	
• SRAM - <1 to 5ns (on chip)
• DRAM - ~100ns 100x o	or more slower
• Disk - 10,000,000ns or 10r	ns 100,000x slower (mechanical)
Bandwidth	
 SRAM - 10-100GB/sec 	
• DRAM - ~1GB/sec	
• Disk - 100MB/sec (0.1 GB/	sec) - sequential access only
Aside: Flash, a non-tradit	ional (and nonvolatile) memory
• 4.000MB (4GB) for \$300. c	heaper than DRAM!





Locality to the Rescue

- Locality of memory references
 - Property of real programs, few exceptions
 - Books and library analogy

Temporal locality

- · Recently referenced data is likely to be referenced again soon
- Reactive: cache recently used data in small, fast memory

Spatial locality

- More likely to reference data near recently referenced data
- Proactive: fetch data in large chunks to include nearby data
- Holds for data and instructions

CIS 501 (Martin/Roth): Caches

Known From the Beginning

"Ideally, one would desire an infinitely large memory capacity such that any particular word would be immediately available ... We are forced to recognize the possibility of constructing a hierarchy of memories, each of which has a greater capacity than the preceding but which is less quickly accessible."

Burks, Goldstine, VonNeumann

"Preliminary discussion of the logical design of an electronic computing instrument"

IAS memo 1946

9

CIS 501 (Martin/Roth): Caches



Concrete Memory Hierarchy 1st level: Primary caches CPU Split instruction (I\$) and data (D\$) Compiler Managed • Typically 8-64KB each I\$ D\$ 2nd level: Second-level cache (L2\$) • On-chip, certainly on-package (with CPU) L2\$ Hardware • Made of SRAM (same circuit type as CPU) Managed • Typically 512KB to 16MB 3rd level: main memory Main Made of DRAM Memory Typically 512MB to 2GB for PCs Software Servers can have 100s of GB Managed 4th level: disk (swap and files) Disk Made of magnetic iron oxide disks CIS 501 (Martin/Roth): Caches 11

This Unit: Caches



Looking forward: Memory and Disk



Readings H+P Chapter 5.1–5.7 Paper: week from Thursday Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers"

Basic Memory Array Structure



Physical Cache Layout

Logical layout • Arrays are vertically contiguous Physical layout - roughly square 255 Vertical partitioning to minimize wire lengths H-tree: horizontal/vertical partitioning layout Applied recursively 256 Each node looks like an H 510 1022 511 address data CIS 501 (Martin/Roth): Caches 16

Physical Cache Layout

• Arrays and h-trees make caches easy to spot in µgraphs



CIS 501 (Martin/Roth): Caches

Basic Cache Structure



17



Calculating Tag Overhead

"32KB cache" means cache holds 32KB of data

Called capacity
Tag storage is considered overhead

Tag overhead of 32KB cache with 1024 32B frames

32B frames → 5-bit offset
1024 frames → 10-bit index
32-bit address - 5-bit offset - 10-bit index = 17-bit tag
(17-bit tag + 1-bit valid)* 1024 frames = 18Kb tags = 2.2KB tags
~6% overhead

What about 64-bit addresses?

Tag increases to 49bits, ~20% overhead

Cache Performance Simulation

• Parameters: 8-bit addresses, 32B cache, 4B blocks

- Nibble notation (base 4) tag (3 bits) index (3 bits)
- Initial contents: 0000, 0010, 0020, 0030, 0100, 0110, 0120, 0130

Cache contents (prior to access)	Address	Outcome
0000, 0010, 0020, 0030, 0100, 0110, 0120, 0130	3020	Miss
0000, 0010, 3020 , 0030, 0100, 0110, 0120, 0130	3030	Miss
0000, 0010, 3020, 3030 , 0100, 0110, 0120, 0130	2100	Miss
0000, 0010, 3020, 3030, 2100 , 0110, 0120, 0130	0012	Hit
0000, 0010 , 3020, 3030, 2100, 0110, 0120, 0130	0020	Miss
0000, 0010, 0020 , 3030, 2100, 0110, 0120, 0130	0030	Miss
0000, 0010, 0020, 0030 , 2100, 0110, 0120, 0130	0110	Hit
0000, 0010, 0020, 0030, 2100, 0110 , 0120, 0130	0100	Miss
0000, 1010, 0020, 0030, 0100 , 0110, 0120, 0130	2100	Miss
1000, 1010, 0020, 0030, 2100 , 0110, 0120, 0130	3020	Miss

CIS 501 (Martin/Roth): Caches

Increase Cache Size

• Biggest caches always have better miss rates However latency_{bit} increases • Diminishing returns Hit Rate "working set" size Cache Size CIS 501 (Martin/Roth): Caches 23

Miss Rate: ABC

Capacity

2 bits

- + Decreases capacity misses
- Increases latency_{hit}
- Associativity
 - + Decreases conflict misses
 - Increases latency_{bit}
- Block size
 - Increases conflict/capacity misses (fewer frames)
 - + Decreases compulsory/capacity misses (spatial prefetching)

22

• No effect on latency_{hit}

CIS 501 (Martin/Roth): Caches

Block Size

Notice index/offset bits shapes	512 51200
	SRAM
• Notice index/onset bits change	
lag remain the same	
Ramifications	
+ Exploit spatial locality	
Caveat: past a certain point	
+ Reduce tag overhead (why?)	▶ 510
- Useless data transfer (needs more bandwidth)	511
 Premature replacement of useful data 	9-01
- Fragmentation	
[31:15] [14:6	
	ſ
501 (Martin/Poth): Cachac	address data hi

Block Size and Tag Overhead

 Tag overhead of 32KB cache with 1024 32B frames 32B frames → 5-bit offset 1024 frames → 10-bit index 32-bit address - 5-bit offset - 10-bit index = 17-bit tag (17-bit tag + 1-bit valid) * 1024 frames = 18Kb tags = 2.2KB tags
 ~6% overhead
 Tag overhead of 32KB cache with 512 64B frames 64B frames → 6-bit offset 512 frames → 9-bit index 32-bit address - 6-bit offset - 9-bit index = 17-bit tag (17-bit tag + 1-bit valid) * 512 frames = 9Kb tags = 1.1KB tags + ~3% overhead
CIS 501 (Martin/Roth): Caches 25

Block Size and Performance

- Parameters: 8-bit addresses, 32B cache, 8B blocks
 - Initial contents : 0000(0010), 0020(0030), 0100(0110), 0120(0130)

	tag (3	bits)		index (2 bits) 3 bit
Cache contents (prior to access)		Address	0	utcome
0000(0010), 0020(0030), 0100(0110),	0120(0130)	3020	Μ	liss
0000(0010), 3020(3030) , 0100(0110), 0120(0130)	3030	Н	lit (spatial locality)
0000(0010), 3020(3030), 0100(0110),	0120(0130)	2100	M	liss
0000(0010), 3020(3030), 2100(2110), 0120(0130)	0012	н	lit
0000(0010), 3020(3030), 2100(2110),	0120(0130)	0020	M	liss
0000(0010), 0020(0030) , 2100(2110), 0120(0130)	0030	H	lit (spatial locality)
0000(0010), 0020(0030), 2100(2110),	0120(0130)	0110	Μ	liss (conflict)
0000(0010), 0020(0030), 0100(0110), 0120(0130)	0100	Н	lit (spatial locality)
0000(0010), 0020(0030), 0100(0110),	0120(0130)	2100	M	liss
0000(0010), 0020(0030), 2100(2110), 0120(0130)	3020	M	liss

Effect of Block Size on Miss Rate



Conflicts

- What about pairs like 3030/0030, 0100/2100?
 - These will conflict in any sized cache (regardless of block size)
 Will keep generating misses
- Can we allow pairs like these to simultaneously reside?
 - Yes, reorganize cache to do so

	tag (3 bits)	ind	lex (3 bits)	2 bits
Cache contents (prior to access)	Address	Outcon	ne	
0000, 0010, 0020, 0030, 0100, 0110, 0120, 0	3020	Miss		
0000, 0010, 3020, 0030, 0100, 0110, 0120, 0	130 3030	Miss		
0000, 0010, 3020, 3030 , 0100, 0110, 0120,	0130 2100	Miss		
0000, 0010, 3020, 3030, 2100, 0110, 0120, 0	0130 0012	Hit		
0000, 0010, 3020, 3030, 2100, 0110, 0120, 0	0130 0020	Miss		
0000, 0010, 0020, 3030, 2100, 0110, 0120, 0	0130 0030	Miss		
0000, 0010, 0020, 0030 , 2100, 0110, 0120,	0130 0110	Hit		
CIS 501 (Martin/Roth): Caches				28



Set-Associativity



Associativity and Performance

• Parameters: 32B cache, 4B blocks, 2-way set-associative

• Initial contents : 0000, 0010, 0020, 0030, 0100, 0110, 0120, 0130

	g (113)		
ache contents		Address	0	utcome
0000,0100], [0010,0110], [0020,0120], [0030,0130]	3020	Mi	SS
0000,0100], [0010,0110], [0120, 302 (], [0030,0130]	3030	Mi	SS
0000,0100], [0010,0110], [0120,3020], [0130, 3030]	2100	Mi	SS
0100, 2100], [0010,0110], [0120,302	0], [0130,3030]	0012	Hi	t
0100,2100], [0110, 0010], [0120,302	0], [0130,3030]	0020	Mi	SS
0100,2100], [0110,0010], [3020, 002 (], [0130,3030]	0030	M	SS
0100,2100], [0110,0010], [3020,0020], [3030, 0030]	0110	Hi	t
0100,2100], [0010, 0110], [3020,002	0], [3030,0030]	0100	H	it (avoid conflict)
2100, 0100], [0010,0110], [3020,0020	0], [3030,0030]	2100	H	it (avoid conflict)
	1 [2020 0020]	2020	-	

Increase Associativity



Replacement Policies

 Set-associative caches present a new design cho On cache miss, which block in set to replace (kick out)? 	ice
Some options	
FIFO (first-in first-out)	
 EKO (least recently used) Fits with temporal locality, LRU = least likely to be upper likely to be up	used in future
 • NMRU (not most recently used) • An easier to implement approximation of LRU 	
 Is LRU for 2-way set-associative caches Belady's: replace block that will be used furthest in fu Unachievable optimum 	ture
• Which policy is simulated in previous example?	
CIS 501 (Martin/Roth): Caches	33

NMRU and Miss Handling data from memory • Add MRU field to each set MRU data is encoded "way" Hit? update MRU 512 • MRU/LRU bits updated on each 513 access 511 1023 ¥ [31:15] [14:5] [4:0] _<mark>↓hit?</mark> address data CIS 501 (Martin/Roth): Caches

Parallel or Serial Tag Access?

- Note: data and tags actually physically separate
 - Split into two different arrays
- Parallel access example:



Serial Tag Access



Best of Both? Way Prediction

- Predict "way" of block
 - Just a "hint"
 - Use the index plus some tag bits
 - Table of n-bit for 2ⁿ associative cache
 - Update on mis-prediction or replacement



Classifying Misses: 3(4)C Model

- Divide cache misses into three categories
 - Compulsory (cold): never seen this address before
 - Would miss even in infinite cache
 - Identify? easy

CIS 501 (Martin/Roth): Caches

- Capacity: miss caused because cache is too small
 - Would miss even in fully associative cache
 - Identify? Consecutive accesses to block separated by access to at least N other distinct blocks (N is number of frames in cache)

38

40

- Conflict: miss caused because cache associativity is too low
 - Identify? All other misses
- (Coherence): miss due to external invalidations
 - Only in shared memory multiprocessors
- Who cares? Different techniques for attacking different misses

Cache Performance Simulation

• Parameters: 8-bit addresses, 32B cache, 4B blocks

- Initial contents : 0000, 0010, 0020, 0030, 0100, 0110, 0120, 0130
- Initial blocks accessed in increasing order

Cache contents	Address	Outcome
0000, 0010, 0020, 0030, 0100, 0110, 0120, 0130	3020	Miss (compulsory)
0000, 0010, 3020 , 0030, 0100, 0110, 0120, 0130	3030	Miss (compulsory)
0000, 0010, 3020, 3030 , 0100, 0110, 0120, 0130	2100	Miss (compulsory)
0000, 0010, 3020, 3030, 2100 , 0110, 0120, 0130	0012	Hit
0000, 0010, 3020, 3030, 2100, 0110, 0120, 0130	0020	Miss (capacity)
0000, 0010, 0020 , 3030, 2100, 0110, 0120, 0130	0030	Miss (capacity)
0000, 0010, 0020, 0030 , 2100, 0110, 0120, 0130	0110	Hit
0000, 0010, 0020, 0030, 2100, 0110, 0120, 0130	0100	Miss (capacity)
0000, 1010, 0020, 0030, 0100 , 0110, 0120, 0130	2100	Miss (conflict)
1000, 1010, 0020, 0030, 2100 , 0110, 0120, 0130	3020	Miss (conflict)
CIS 501 (Martin/Roth): Caches		39

Conflict Misses: Victim Buffer

Conflict misses: not enough associativity

High-associativity is expensive, but also rarely needed
3 blocks mapping to same 2-way set and accessed (ABC)*

Victim buffer (VB): small fully-associative cache

Sits on 1\$/D\$ fill path
Small so very fast (e.g., 8 entries)
Blocks kicked out of 1\$/D\$ placed in VB
On miss, check VB: hit? Place block back in 1\$/D\$
8 extra ways, shared among all sets

Only a few sets will need it at any given time
Very effective in practice
Does VB reduce % miss or latency miss?

CIS 501 (Martin/Roth): Caches





Software Restructuring: Code



Miss Cost: Critical Word First/Early Restart

•	 Observation: latency_{miss} = latency_{access} + latency_{transfer} latency_{access}: time to get first word latency_{access}: time to get root of block
	 Implies whole block is loaded before data returns to CPU
•	Optimization
	 Critical word first: return requested word first
	• Must arrange for this to happen (bus, memory must cooperat
	• Early restart: send requested word to CPU immediately
	 Get rest of block load into cache in parallel
	• latency _{miss} = latency _{access}
CIS	5 501 (Martin/Roth): Caches 44

Miss Cost: Lockup Free Cache

• Lockup free: allows other accesses while miss is pending	
 Consider: Load [r1] -> r2; Load [r3] -> r4; Add r2, r4 -> r5 Only makes sense for Data casha 	
 Data calle Processors that can go ahead despite D\$ miss (out-of-order) 	
 Implementation: miss status holding register (MSHR) 	
Remember: miss address, chosen frame, requesting instruction	
 When miss returns know where to put block, who to inform 	
Common scenario: "hit under miss"	
 Handle hits while miss is pending 	
• Easy	
 Less common, but common enough: "miss under miss" 	
 A little trickier, but common anyway 	
 Requires split-transaction bus 	
 Requires multiple MSHRs: search to avoid frame conflicts 	
CIS 501 (Martin/Roth): Caches 45	

Prefetching • **Prefetching**: put blocks in cache proactively/speculatively • Key: anticipate upcoming miss addresses accurately • Can do in software or hardware Simple example: next block prefetching • Miss on address X → anticipate miss on X+block-size + Works for insns: sequential execution + Works for data: arrays I\$/D\$ • **Timeliness:** initiate prefetches sufficiently in advance • **Coverage**: prefetch for as many misses as possible Accuracy: don't pollute with unnecessary data prefetch logic 2 • It evicts useful data L2 CIS 501 (Martin/Roth): Caches 46

Hardware Prefetching

Software Prefetching

Software prefetching: two kinds	What to prefetch?				
Binding: prefetch into register (e.g., software pipelining)	One block ahead				
+ No ISA support needed, use normal loads (non-blocking cache)	 Can also do N blocks ahead to hide more latency 				
– Need more registers, and what about faults?	+ Simple, works for sequential things: insns, array data				
 Non-binding: prefetch into cache only 	Address-prediction				
 Need ISA support: non-binding, non-faulting loads 	 Needed for non-sequential data: lists, trees, etc. 				
+ Simpler semantics					
Example	When to prefetch?				
for (i = 0; i <nrows; i++)<="" th=""><th colspan="4">On every reference?</th></nrows;>	On every reference?				
<pre>for (j = 0; j<ncols; j+="BLOCK_SIZE)" pre="" {<=""></ncols;></pre>	• On every miss?				
<pre>prefetch(&X[i][j]+BLOCK_SIZE);</pre>	Werke better then doubling the black size				
for (jj=j; jj <j+block_size-1; jj++)<="" td=""><td>+ works better than doubling the block size</td></j+block_size-1;>	+ works better than doubling the block size				
<pre>sum += x[i][jj];</pre>	 Ideally: when resident block becomes dead (avoid useful evictions) 				
}	 How to know when that is? ["Dead-Block Prediction", ISCA'01] 				
IS 501 (Martin/Roth): Caches 47	CIS 501 (Martin/Roth): Caches 48				

Address Prediction for Prefetching

- "Next-block" prefetching is easy, what about other options?
- Correlating predictor
 - Large table stores (miss-addr \rightarrow next-miss-addr) pairs
 - On miss, access table to find out what will miss next
 - It's OK for this table to be large and slow
- Content-directed or dependence-based prefetching
 - Greedily chases pointers from fetched blocks
- Jump pointers
 - Augment data structure with prefetch pointers
 - Can do in hardware too
- An active area of research
- CIS 501 (Martin/Roth): Caches

Write Issues

- So far we have looked at reading from cache (loads)
- What about writing into cache (stores)?
- Several new issues
 - Tag/data access
 - Write-through vs. write-back
 - Write-allocate vs. write-not-allocate

CIS 501 (Martin/Roth): Caches

Increasing Cache Bandwidth What if we want to access the cache twice per cycle? Option #1: multi-ported SRAM Same number of six-transistor cells Double the decoder logic, bitlines, wordlines Areas becomes "wire dominated" -> slow Option #2: banked cache Split cache into two smaller "banks" Can do two parallel access to different parts of the cache Bank conflict occurs when two requests access the same bank Option #3: replication Make two copies (2x area overhead) Writes both replicas (does not improve write bandwidth)

- Independent reads
- No bank conflicts, but lots of area
- Split instruction/data caches is a special case of this approach

50

CIS 501 (Martin/Roth): Caches

49

51

Tag/Data Access





Write-Through vs. Write-Back

•	When to	propagate	new value	e to (lowe	er level) memor	y?
---	---------	-----------	-----------	------------	----------	---------	----

- Write-through: immediately
 - + Conceptually simpler
 - + Uniform latency on misses
 - Requires additional bus bandwidth
- Write-back: when block is replaced
 - Requires additional "dirty" bit per block
 - + Minimal bus bandwidth
 - Only writeback dirty blocks
 - Non-uniform miss latency
 - Clean miss: one transaction with lower level (fill)

55

- Dirty miss: two transactions (writeback + fill)
- Both are used, write-back is common

CIS 501 (Martin/Roth): Caches



Write-allocate vs. Write-non-allocate

• What to do on a write miss?	
Write-allocate: read block from lower levels	vel, write value into it
+ Decreases read misses	
 Requires additional bandwidth 	
 Used mostly with write-back 	
 Write-non-allocate: just write to next le 	vel
 Potentially more read misses 	
+ Uses less bandwidth	
 Used mostly with write-through 	
 Write allocate is more common 	
IS 501 (Martin/Roth): Caches	56

Low-Power Caches

- Caches consume significant power
 - 15% in Pentium4
 - 45% in StrongARM

Two techniques

- Way prediction (already talked about)
- Dynamic resizing

CIS 501 (Martin/Roth): Caches

Dynamic Resizing: When to Resize

Use %_{miss} feedback

%_{miss} near zero? Make cache smaller (if possible)
%_{miss} above some threshold? Make cache bigger (if possible)

Aside: how to track miss-rate in hardware?

Hard, easier to track miss-rate vs. some threshold
Example: is %_{miss} higher than 5%?
N-bit counter (N = 8, say)
Hit? counter -= 1
Miss? Counter += 19
Counter positive? More than 1 miss per 19 hits (%_{miss} > 5%)

Low-Power Access: Dynamic Resizing

• Dynamic cache resizing

- Observation I: data, tag arrays implemented as many small arrays
- Observation II: many programs don't fully utilize caches
- Idea: dynamically turn off unused arrays
 - Turn off means disconnect power ($V_{\mbox{\tiny DD}}$) plane
 - + Helps with both dynamic and static power
- There are always tradeoffs
 - Flush dirty lines before powering down \rightarrow costs power^
 - Cache-size↓ → $\%_{miss}$ ↑ → power↑, execution time↑

CIS 501 (Martin/Roth): Caches

57

Dynamic Resizing: How to Resize?

Reduce ways

- ["Selective Cache Ways", Albonesi, ISCA-98]
- + Resizing doesn't change mapping of blocks to sets \rightarrow simple
- Lose associativity

Reduce sets

- ["Resizable Cache Design", Yang+, HPCA-02]
- Resizing changes mapping of blocks to sets \rightarrow tricky
 - When cache made bigger, need to relocate some blocks
 - Actually, just flush them
- Why would anyone choose this way?
 - + More flexibility: number of ways typically small
 - + Lower $\ensuremath{\mathscr{W}_{\text{miss}}}$: for fixed capacity, higher associativity better

CIS 501 (Martin/Roth): Caches

Memory Hierarchy Design

•	Important: design hierarchy components together	
•	 I\$, D\$: optimized for latency_{hit} and parallel access Insns/data in separate caches (for bandwidth) Capacity: 8–64KB, block size: 16–64B, associativity: 1–4 Power: parallel tag/data access, way prediction? Bandwidth: banking or multi-porting/replication 	
	Other: write-through or write-back	
	 L2: optimized for %_{miss}, power (latency_{hit}: 10–20) Insns and data in one cache (for higher utilization, %_{miss}) Capacity: 128KB–2MB, block size: 64–256B, associativity: 4– Power: parallel or serial tag/data access, banking Bandwidth: banking Other: write-back 	16
•	L3 : starting to appear (latency _{hit} = 30)	
CIS	501 (Martin/Roth): Caches	61

Hierarchy: Inclusion versus Exclusion

- Inclusion
 - A block in the L1 is always in the L2
 - Good for write-through L1s (why?)
- Exclusion
 - Block is either in L1 or L2 (never both)
 - Good if L2 is small relative to L1
 - Example: AMD's Duron 64KB L1s, 64KB L2
- Non-inclusion
 - No guarantees

CIS 501 (Martin/Roth): Caches

Memory Performance Equation



Hierarchy Performance



Local vs Global Miss Rates

- Local hit/miss rate:
 - Percent of references to cache hit (e.g, 90%)
 - Local miss rate is (100% local hit rate), (e.g., 10%)
- Global hit/miss rate:
 - Misses per instruction (1 miss per 30 instructions)
 - Instructions per miss (3% of instructions miss)
 - Above assumes loads/stores are 1 in 3 instructions
- Consider second-level cache hit rate
 - L1: 2 misses per 100 instructions
 - L2: 1 miss per 100 instructions
 - L2 "local miss rate" -> 50%

CIS 501 (Martin/Roth): Caches

Performance Calculation II

•	In a pipelined	processor, I\$/	D\$ t _{hit} is	"built in"	(effectively 0)
---	----------------	-----------------	-------------------------	------------	-----------------

- Parameters
 - Base pipeline CPI = 1
 - Instruction mix: 30% loads/stores
 - I\$: $\%_{miss}$ = 2%, t_{miss} = 10 cycles
 - D\$: $\%_{miss}$ = 10%, t_{miss} = 10 cycles
- What is new CPI?
 - $CPI_{I\$} = \%_{missI\$} * t_{miss} = 0.02*10 \text{ cycles} = 0.2 \text{ cycle}$
 - $CPI_{D\$} = \%_{memory} * \%_{missD\$} * t_{missD\$} = 0.30*0.10*10 \text{ cycles} = 0.3 \text{ cycle}$
 - $CPI_{new} = CPI + CPI_{I\$} + CPI_{D\$} = 1+0.2+0.3 = 1.5$

CIS 501 (Martin/Roth): Caches

- Performance Calculation I
- Parameters
 - Reference stream: all loads
 - D\$: t_{hit} = 1ns, %_{miss} = 5%
 - L2: $t_{hit} = 10ns$, $\%_{miss} = 20\%$
 - Main memory: t_{hit} = 50ns
- What is t_{avqD\$} without an L2?
 - $t_{missD\$} = t_{hitM}$
 - $t_{avgD\$} = t_{hitD\$} + \%_{missD\$} * t_{hitM} = 1ns+(0.05*50ns) = 3.5ns$
- What is t_{avqD\$} with an L2?
 - $t_{missD\$} = t_{avgL2}$
 - $t_{avgL2} = t_{hitL2} + \frac{1000}{1000} t_{hitM} = 10ns + (0.2*50ns) = 20ns$
 - $t_{avgD\$} = t_{hitD\$} + \%_{missD\$} * t_{avgL2} = 1ns + (0.05*20ns) = 2ns$
- CIS 501 (Martin/Roth): Caches

65

67

An Energy Calculation

- Parameters
 - 2-way SA D\$
 - 10% miss rate
 - 5μW/access tag way, 10μW/access data way
- What is power/access of parallel tag/data design?
 - Parallel: each access reads both tag ways, both data ways
 - Misses write additional tag way, data way (for fill)
 - $[2 * 5\mu W + 2 * 10\mu W] + [0.1 * (5\mu W + 10\mu W)] = 31.5 \mu W/access$
- What is power/access of serial tag/data design?
 - Serial: each access reads both tag ways, one data way
 - Misses write additional tag way (actually...)
 - $[2 * 5\mu W + 10\mu W] + [0.1 * 5\mu W] = 20.5 \mu W/access$

68

Current Cache Research

۳FI	requent Value Cache"/"Compressed Cache"	
•	Frequent values like 0, 1 compressed (performance, power)	
"D	irect Address Cache" + "Cool Cache"	
•	Support tag-unchecked loads in compiler and hardware (power)	
"D	istance Associative Cache"	
•	Moves frequently used data to closer banks/subarrays	
•	Like an associative cache in which not all ways are equal	
5 501	(Martin/Roth): Caches 69	
, 301		

•	Average access time of a memory component
	 latency_{avg} = latency_{hit} + %_{miss} * latency_{miss}
	• Hard to get low <i>latency</i> _{hit} and \mathscr{H}_{miss} in one structure \rightarrow hierarchy
•	Memory hierarchy
	 Cache (SRAM) → memory (DRAM) → swap (Disk)
	 Smaller, faster, more expensive → bigger, slower, cheaper
•	Cache ABCs (capacity, associativity, block size)
	3C miss model: compulsory, capacity, conflict
•	Performance optimizations
	• % _{miss} : victim buffer, prefetching
	 latency_{miss}: critical-word-first/early-restart, lockup-free design
•	Power optimizations: way prediction, dynamic resizing
	Write issues
	Write-back vs. write-through/write-allocate vs. write-no-allocate
CT	C EQ1 (Martin/Dath): Cachao 70