CIS501 Introduction to Computer Architecture

Prof. Milo Martin

Unit 1: Technology, Cost, Performance, Power, and Reliability

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Readings

• H+P	
Chapters 1	
 Paper G. Moore, "Cramming More Components onto Integrated Circu 	its"
Reminders	
Pre-quiz	
Paper review	
 Groups of 3-4, send via e-mail to cis501+review@cis.upenr 	n.edu
 Don't worry (much) about power question, as we might not to it today 	t get
UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability	3

This Unit

• What is a computer and what is computer architecture

- Forces that shape computer architecture
 - Applications (covered last time)
 - Semiconductor technology
- Evaluation metrics: parameters and technology basis
 - Cost

1

- Performance
- Power
- Reliability

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

What is Computer Architecture? (review)


•	 Under constantly changing set of external forces Applications: change from above (discussed last time) Technology: changes transistor characteristics from below Inertia: resists changing all levels of system at once
	To satisfy different constraints CIS 501 mostly about performance Cost Power Reliability
	Iterative process driven by empirical evaluation The art/science of tradeoffs

Abstraction and Layering

- **Abstraction**: only way of dealing with complex systems
 - Divide world into objects, each with an...
 - Interface: knobs, behaviors, knobs → behaviors
 - Implementation: "black box" (ignorance+apathy)
 - · Only specialists deal with implementation, rest of us with interface
 - Example: car, only mechanics know how implementation works
- Layering: abstraction discipline makes life even simpler
 - · Removes need to even know interfaces of most objects
 - Divide objects in system into layers
 - Layer X objects
 - Implemented in terms of interfaces of layer X-1 objects
 - Don't even need to know interfaces of layer X-2 objects
 - But sometimes helps if they do

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

CIS501: A Picture



UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Abstraction, Layering, and Computers

- Computers are complex systems, built in layers
 - Applications
 - O/S, compiler
 - · Firmware, device drivers
 - Processor, memory, raw I/O devices
 - Digital circuits, digital/analog converters
 - Gates

5


- Transistors
- 99% of users don't know hardware layers implementation

6

- 90% of users don't know implementation of any layer
- That's OK, world still works just fine
 - But unfortunately, the layers sometimes breakdown
 - Someone needs to understand what's "under the hood"

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Semiconductor Technology Background



Shaping Force: Technology

- Basic technology element: MOSFET
 - Invention of 20th century
 - MOS: metal-oxide-semiconductor
 - Conductor, insulator, semi-conductor
 - FET: field-effect transistor
 - Solid-state component acts like electrical switch
 source
 - \bullet Channel conducts source—drain when voltage applied to gate

drain

channel

9

11

gate

- **Channel length**: characteristic parameter (short → fast)
 - Aka "feature size" or "technology"
 - Currently: 0.09 μm (0.09 micron), 90 nm
 - Continued miniaturization (scaling) known as "Moore's Law"
 - Won't last forever, physical limits approaching (or are they?)

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Complementary MOS (CMOS) Voltages as values • Power $(V_{DD}) = 1$, Ground = 0 Two kinds of MOSFETs power (1) N-transistors p-transistor Conduct when gate voltage is 1 input output Good at passing 0s ("node") P-transistors n-transistor Conduct when gate voltage is 0 Good at passing 1s ground (0)

• CMOS: complementary n-/p- networks form boolean logic

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

CMOS Examples

- Example I: inverter
 - Case I: input = 0
 - P-transistor closed, n-transistor open o
 - Power charges output (1)
 - Case II: input = 1
 - P-transistor open, n-transistor closed
 - Output discharges to ground (0)
- Example II: look at truth table
 - $0, 0 \rightarrow 1$ $0, 1 \rightarrow 1$
 - $1, 0 \rightarrow 1$ $1, 1 \rightarrow 0$
 - Result: this is a NAND (NOT AND)
 - NAND is universal (can build any logic function)
- More examples, details
 - http://.../~amir/cse371/lecture_slides/tech.pdf

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability


More About CMOS and Technology

- Two different CMOS families
- SRAM (logic): used to make processors
 - Storage implemented as inverter pairs
 - Optimized for speed
- DRAM (memory): used to make memory
 - Storage implemented as capacitors
 - Optimized for density, cost, power
- Disk is also a "technology", but isn't transistor-based

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

12


Aside: VLSI + Manufacturing VLSI (very large scale integration) MOSFET manufacturing process · As important as invention of MOSFET itself Multi-step photochemical and electrochemical process Fixed cost per step • Cost per transistor shrinks with transistor size • Other production costs Packaging Test Mask set Design UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability 13



Manufacturing Process

	 Start with silicon wafer "Grow" photo-resist Molecular beam epitaxy
	Burn positive bias maskUltraviolet light lithography
	 Dissolve unburned photo-resist Chemically
	 Bomb wafer with negative ions (P) Doping
	 Dissolve remaining photo-resist Chemically
	Continue with next layer
n's CIS501 (Martin/Roth): Tech	nology, cost, performance, power, and reliability 15


Manufacturing Process



- Grow SiO₂
- Grow photo-resist
- Burn "via-level-1" mask
- Dissolve unburned photo-resist
 - And underlying SiO₂
- Grow tungsten "vias"
- Dissolve remaining photo-resist
- Continue with next layer


UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Manufacturing Process



Empirical Evaluation

Metrics	
• Cost	
Performance	
Power	
Reliability	
Often more important in combination than individua	ally
Performance/cost (MIPS/\$)	
Performance/power (MIPS/W)	
Basis for	
Design decisions	
Purchasing decisions	
Penn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability	19



Cost

17

Metric: \$

• In grand scheme: CPU accounts for fraction of cost • Some of that is profit (Intel's, Dell's)


	Desktop	Laptop	PDA	Phone
\$	\$100-\$300	\$150-\$350	\$50-\$100	\$10-\$20
% of total	10-30%	10-20%	20–30%	20-30%
Other costs	Memory, dis	olay, power sup	ply/battery, dis	k, packaging

- We are concerned about Intel's cost (transfers to you)
 - Unit cost: costs to manufacture individual chips
 - Startup cost: cost to design chip, build the fab line, marketing

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Unit Cost: Integrated Circuit (IC)

- Chips built in multi-step chemical processes on wafers
 - Cost / wafer is constant, f(wafer size, number of steps)
- Chip (die) cost is proportional to area
 - Larger chips means fewer of them
 - Larger chips means fewer working ones
 - Why? Uniform defect density



21

- Chip cost ~ chip area^α
- $\alpha = 2-3$
- Wafer yield: % wafer that is chips
- Die yield: % chips that work
- Yield is increasingly non-binary fast vs slow chips

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Startup Costs

erson-years @ \$2 n facilities: ~\$2B		
	per new line	
rooms (bunny su	its), lithography, testing equ	ipment
LOM chips, star	rtup adds ~\$200 to cos	t of ea
s (e.g., Intel) dor	n't make money on new chip	S
e money on proli	ferations (shrinks and freque	ency)
o cost for these		
	s (e.g., Intel) doi e money on proli	LOM chips, startup adds ~\$200 to cost s (e.g., Intel) don't make money on new chip e money on proliferations (shrinks and freque o cost for these

Yield/Cost Examples

• Parameters

• wafer yield = 90%, α = 2, defect density = 2/cm²

Die size (mr	n²)	100	144		196	256		324		400
Die yield		23%	19%		16%	12%	D	11%		10%
6" Wafer		139(31)	90(16)	62(9)	44(5	5)	32(3))	23(2)
8" Wafer		256(59)	177(3	2)	124(19)	90(1	L1)	68(7))	52(5)
10" Wafer		431(96)	290(5	3)	206(32)	153	(20)	116(1	13)	90(9)
	Wafer Cost	Defect (/cm ²)	Area (mm ²)	Die	s Yield	Die Cost	Pack	age (pins)	Tes Cos	
Intel 486DX2	\$1200	v ,	81	18	1 54%	\$12		(168)	\$12	-
IBM PPC601	\$1700) 1.3	196	66	27%	\$95	\$3(3	304)	\$21	\$119
DEC Alpha	\$1500) 1.2	234	53	19%	\$149	\$30	(431)	\$23	\$202
Intel Pentium	\$1500) 1.5	296	40	9%	\$417	\$19	(273)	\$37	\$473

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

22

Moore's Effect on Cost

- Scaling has opposite effects on unit and startup costs
 - + Reduces unit integrated circuit cost
 - Either lower cost for same functionality...
 - Or same cost for more functionality
 - Increases startup cost
 - More expensive fabrication equipment
 - Takes longer to design, verify, and test chips

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Performance

- Two definitions
 - Latency (execution time): time to finish a fixed task
 - Throughput (bandwidth): number of tasks in fixed time
 - Very different: throughput can exploit parallelism, latency cannot
 - Baking bread analogy
 - Often contradictory
 - Choose definition that matches goals (most frequently thruput)
- Example: move people from A to B, 10 miles
 - Car: capacity = 5, speed = 60 miles/hour
 - Bus: capacity = 60, speed = 20 miles/hour
 - Latency: car = 10 min, bus = 30 min
 - Throughput: car = 15 PPH (count return trip), **bus = 60 PPH**

25

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Performance Improvement

- Processor A is X times faster than processor B if
 - Latency(P,A) = Latency(P,B) / X
 - Throughput(P,A) = Throughput(P,B) * X
- Processor A is X% faster than processor B if
 - Latency(P,A) = Latency(P,B) / (1+X/100)
 - Throughput(P,A) = Throughput(P,B) * (1+X/100)
- Car/bus example
 - Latency? Car is 3 times (and 200%) faster than bus
 - Throughput? Bus is 4 times (and 300%) faster than car

26

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

What Is 'P' in Latency(P,A)?

 Latency(A) makes no sense, processor executes some processor executes	rogram
Actual target workload?	
+ Accurate	
- Not portable/repeatable, overly specific, hard to pinpoint	problems
Some representative benchmark program(s)	?
+ Portable/repeatable, pretty accurate	
 Hard to pinpoint problems, may not be exactly what you 	run
Some small kernel benchmarks (micro-benchmarks	5)
+ Portable/repeatable, easy to run, easy to pinpoint probler	ns
 Not representative of complex behaviors of real programs 	5
Penn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability	27

SPEC Benchmarks

Other Benchmarks

- Parallel benchmarks
 - SPLASH2 Stanford Parallel Applications for Shared Memory
 - NAS
 - SPEC's OpenMP benchmarks
 - SPECjbb Java multithreaded database-like workload
- Transaction Processing Council (TPC)
 - TPC-C: On-line transaction processing (OLTP)
 - TPC-H/R: Decision support systems (DSS)
 - TPC-W: E-commerce database backend workload
 - Have parallelism (intra-query and inter-query)
 - Heavy I/O and memory components

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

29

31

SPECmark

- Reference machine: Sun SPARC 10
- Latency SPECmark
 - For each benchmark
 - Take odd number of samples: on both machines
 - Choose median
 - Take latency ratio (Sun SPARC 10 / your machine)
 - Take GMEAN of ratios over all benchmarks
- Throughput SPECmark
 - Run multiple benchmarks in parallel on multiple-processor system
- Recent (latency) leaders
 - SPECint: Intel 3.4 GHz Pentium4 (1705)
 - SPECfp: IBM 1.9 GHz Power5 (2702)

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Adding/Averaging Performance Numbers

You can add latencies, but not throughput	
 Latency(P1+P2, A) = Latency(P1,A) + Latency(P2,A) 	
 Throughput(P1+P2,A) != Throughput(P1,A) + Throughput(P2 	<u>(</u> ,A)
 1 mile @ 30 miles/hour + 1 mile @ 90 miles/hour 	
 Average is not 60 miles/hour 	
 0.033 hours at 30 miles/hour + 0.01 hours at 90 miles/ho 	ur
 Average is only 47 miles/hour! (2 miles / (0.033 + 0. 	01 hours)
 Throughput(P1+P2,A) = 	
1 / [(1/ Throughput(P1,A)) + (1/ Throughput(P2,A))]	
Same goes for means (averages)	
 Arithmetic: (1/N) * Σ_{P=1N} Latency(P) 	
 For units that are proportional to time (e.g., latency) 	
 Harmonic: N / Σ_{P=1N} 1/Throughput(P) 	
- For white that are inversely preparticulate time (a g three	oughput)
 For units that are inversely proportional to time (e.g., through the second seco	
 For units that are inversely proportional to time (e.g., three). Geometric: ^N√Π_{P=1.N} Speedup(P) 	

CPU Performance Equation

-	Multiple aspects to performance: helps to isolate them
•	Latency(P,A) = seconds / program =
	 (instructions / program) * (cycles / instruction) * (seconds / cycle)
•	Instructions / program : dynamic instruction count
	• Function of program, compiler, instruction set architecture (ISA)
,	Cycles / instruction: CPI
	 Function of program, compiler, ISA, micro-architecture
,	Seconds / cycle: clock period
	Function of micro-architecture, technology parameters
•	For low latency (better performance) minimize all three
	Hard: often pull against the other

Danger: Partial Performance Metrics

•	 Micro-architects often ignore dynamic instruction count Traisally work in one ISA (one compiler to tract it as fixed)
	• Typically work in one ISA/one compiler → treat it as fixed
•	CPU performance equation becomes
	 seconds / instruction = (cycles / instruction) * (seconds / cycle)
	 This is a latency measure, if we care about throughput
	• Instructions / second = (instructions / cycle) * (cycles / second)
	• MIPS (millions of instructions per second)
	 Instructions / second * 10⁻⁶
	Cycles / second: clock frequency (in MHz)
	E STATE OF A STATE FOR MULTING MITCH

- Example: CPI = 2, clock = 500 MHz, what is MIPS?
 - 0.5 * 500 MHz * 10⁻⁶ = 250 MIPS
- Example problem situation:
 - compiler removes instructions, program faster
 - However, "MIPS" goes down (misleading)

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

MIPS and MFLOPS (MegaFLOPS)

Problem: MIPS may vary inversely with performance

Some optimizations actually add instructions
Work per instruction varies (e.g., FP mult vs. integer add)
ISAs are not equivalent

MFLOPS: like MIPS, but counts only FP ops, because...

FP ops can't be optimized away
FP ops have longest latencies anyway
FP ops are same across machines

May have been valid in 1980, but today...

Most programs are "integer", i.e., light on FP
Loads from memory take much longer than FP divide
Even FP instructions sets are not equivalent

Upshot: MIPS not perfect, but more useful than MFLOPS

Danger: Partial Performance Metrics II

33

35

- Micro-architects often ignore dynamic instruction count...
 ... but general public (mostly) also ignores CPI
 Equates clock frequency with performance!!
 Which processor would you buy?
 Processor A: CPI = 2, clock = 500 MHz
 Processor B: CPI = 1, clock = 300 MHz
 Probably A, but B is faster (assuming same ISA/compiler)
- Classic example
 - 800 MHz PentiumIII faster than 1 GHz Pentium4
 - Same ISA and compiler

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Cycles per Instruction (CPI)

CIS501 is mostly about improving CPI

Cycle/instruction for average instruction
IPC = 1/CPI

Used more frequently than CPI, but harder to compute with
Different instructions have different cycle costs
E.g., integer add typically takes 1 cycle, FP divide takes > 10

Assumes you know something about instruction frequencies
CPI example

A program executes equal integer, FP, and memory operations
Cycles per instruction type: integer = 1, memory = 2, FP = 3
What is the CPI? (0.33 * 1) + (0.33 * 2) + (0.33 * 3) = 2

Caveat: this sort of calculation ignores dependences completely

Back-of-the-envelope arguments only

Another CPI Example

- Assume a processor with instruction frequencies and costs
 - Integer ALU: 50%, 1 cycle
 - Load: 20%, 5 cycle
 - Store: 10%, 1 cycle
 - Branch: 20%, 2 cycle
- Which change would improve performance more?
 - A. Branch prediction to reduce branch cost to 1 cycle?
 - B. A bigger data cache to reduce load cost to 3 cycles?
- Compute CPI
 - Base = 0.5*1 + 0.2*5 + 0.1*1 + 0.2*2 = 2
 - A = 0.5*1 + 0.2*5 + 0.1*1 + 0.2*1 = 1.8
 - B = 0.5*1 + 0.2*3 + 0.1*1 + 0.2*2 = 1.6 (winner)

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Increasing Clock Frequency: Pipelining

37

39

- Reduce pipeline stage delay


 Reduce logic levels and wire lengths (better design)
 Complementary to technology efforts (described later)
 Increase number of pipeline stages (multi-stage operations)
 Often causes CPI to increase
 At some point, actually causes performance to decrease
 "Optimal" pipeline depth is program and technology specific

 Remember example

 PentiumIII: 12 stage pipeline, 800 MHz faster than
 Pentium4: 22 stage pipeline, 1 GHz
 - Next Intel design: more like PentiumIII
 - Much more about this later

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Increasing Clock Frequency: Pipelining



CPI and Clock Frequency

 E.g., Increasing processor clock frequency doesn't improvement memory performance 	ve
Example	
• Processor A: CPI _{CPU} = 1, CPI _{MEM} = 1, clock = 500 MHz	
What is the speedup if we double clock frequency?	
• Base: CPI = $2 \rightarrow IPC = 0.5 \rightarrow MIPS = 250$	
• New: CPI = $3 \rightarrow$ IPC = 0.33 \rightarrow MIPS = 333	
• Clock *= 2 \rightarrow CPI _{MEM} *= 2	
• Speedup = 333/250 = 1.33 << 2	
What about an infinite clock frequency?	
Only a x2 speedup (Example of Amdahl's Law)	
nn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability	40

Measuring CPI

- How are CPI and execution-time actually measured?
 - Execution time: time (Unix): wall clock + CPU + system
 - CPI = CPU time / (clock frequency * dynamic insn count)
 - How is dynamic instruction count measured?
 - More useful is CPI breakdown (CPI_{CPU}, CPI_{MEM}, etc.)
 - So we know what performance problems are and what to fix
- CPI breakdowns
 - Hardware event counters
 - Calculate CPI using counter frequencies/event costs
 - Cycle-level micro-architecture simulation (e.g., SimpleScalar)
 - + Measure exactly what you want
 - + Measure impact of potential fixes
 - Must model micro-architecture faithfully
 - Method of choice for many micro-architects (and you)


41

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Improving CPI

• CIS501 is more about improving CPI than frequency	/
 Historically, clock accounts for 70%+ of performance impre- 	ovement
Achieved via deeper pipelines	
That will (have to) change	
Deep pipelining is not power efficient	
Physical speed limits are approaching	
• 1GHz: 1999, 2GHz: 2001, 3GHz: 2002, 4GHz? almost 2	006
Techniques we will look at	
• Caching, speculation, multiple issue, out-of-order issue	
Vectors, multiprocessing, more	
 Moore helps because CPI reduction requires transist The definition of parallelism is "more transistors" 	ors
But best example is caches	
UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability	42

Moore's Effect on Performance



Performance Rules of Thumb

- Make common case fast
 - Sometimes called "Amdahl's Law"
 - Corollary: don't optimize 1% to the detriment of other 99%
- Build a balanced system
 - Don't over-engineer capabilities that cannot be utilized
- Design for actual, not peak, performance
 - For actual performance X, machine capability must be > X


UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Transistor Speed, Power, and Reliability


- Transistor characteristics and scaling impact:
 - Switching speed
 - Power
 - Reliability
- "Undergrad" gate delay model for architecture
 - Each Not, NAND, NOR, AND, OR gate has delay of "1"
 - Reality is not so simple

 $\label{eq:upenn} \ensuremath{\mathsf{UPenn's CIS501}}\xspace (\mathsf{Martin}/\mathsf{Roth}) \ensuremath{\mathsf{:}}\xspace \mathsf{Technology}, \ensuremath{\mathsf{cost}}\xspace, \ensuremath{\mathsf{power}}\xspace, \ensuremath{\mathsf{and}}\xspace \mathsf{rescale}\xspace, \ensuremath{\mathsf{and}}\xspace \mathsf{rescale}\xspace, \ensuremath{\mathsf{and}}\xspace \mathsf{rescale}\xspace, \ensuremath{\mathsf{and}}\xspace \mathsf{rescale}\xspace, \ensuremath{\mathsf{and}}\xspace \mathsf{rescale}\xspace \mathsf{r$

45




Transistors and Wires





 IBM SOI Technology
 From slides © Krste Asanović, MIT


 UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability
 46


Simple RC Delay Model











Wire Delay

- RC Delay of wires
 - Resistance proportional to length
 - Capacitance proportional to length
- · Result: delay of a wire is quadratic in length
 - Insert "inverter" repeaters for long wires to
 - Bring it back to linear delay

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Moore's Effect on RC Delay

- Scaling helps reduce wire and gate delays
 - In some ways, hurts in others
 - + Wires become shorter (Length $\downarrow \rightarrow \mathsf{Resistance} \downarrow$)
 - + Wire "surface areas" become smaller (Capacitance \downarrow)
 - + Transistors become shorter (Resistance \downarrow)
 - + Transistors become narrower (Capacitance↓, Resistance↑)
 - Gate insulator thickness becomes smaller (Capacitance↑)
 - Distance between wires becomes smaller (Capacitance↑)

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Improving RC Delay

- Exploit good effects of scalingFabrication technology improvements
 - + Use copper instead of aluminum for wires ($\rho \downarrow \rightarrow \text{Resistance} \downarrow$)
 - + Use lower-dielectric insulators ($\kappa \downarrow \rightarrow$ Capacitance \downarrow)
 - + Increase Voltage
- + Design implications
 - + Use bigger cross-section wires (Area $\uparrow \rightarrow \text{Resistance} \downarrow$)
 - Typically means taller, otherwise fewer of them
 - Increases "surface area" and capacitance (Capacitance \uparrow)
 - + Use wider transistors (Area $\uparrow \rightarrow \text{Resistance} \downarrow$)
 - Increases capacitance (not for you, for upstream transistors)
 - Use selectively

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Another Constraint: Power and Energy

57

59

•	Power	(Watt or	Joule/Se	econd):	short-term	(peak,	max)
	 Mostly 	/ a dissip a	ation (hea	at) concer	m		

• Power-density (Watt/cm²): important related metric

- Thermal cycle: power dissipation ↑ → power density ↑ → temperature ↑ → resistance ↑ → power dissipation ↑...
- Cost (and form factor): packaging, heat sink, fan, etc.
- Energy (Joule): long-term
 - Mostly a consumption concern
 - Primary issue is battery life (cost, weight of battery, too)
 - Low-power implies low-energy, but not the other way around
- 10 years ago, nobody cared

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Sources of Energy Consumption

Dynamic power:

- Capacitor Charging (85-90% of active power)
 - Energy is $\frac{1}{2}$ CV² per transition
- Short-Circuit Current (10-15% of active power)
 When both p and n transistors turn on during signal transition
 Static power:
- Subthreshold Leakage (dominates when inactive)
- Transistors don't turn off completely
- Diode Leakage (negligible)
 - Parasitic source and drain diodes leak to substrate

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

From slides © Krste Asanović, MIT eliability 60

Moore's Effect on Power

- Scaling has largely **good** effects on local power
 - + Shorter wires/smaller transistors (Length $\downarrow \rightarrow$ Capacitance \downarrow)
 - Shorter transistor length (Resistance↓, Capacitance↓)
 - Global effects largely undone by increased transistor counts
- Scaling has a largely negative effect on power density
 - + Transistor/wire power decreases linearly
 - Transistor/wire density decreases quadratically
 - Power-density increases linearly
 - Thermal cycle
 - Controlled somewhat by reduced V_{DD} (5 \rightarrow 3.3 \rightarrow 1.6 \rightarrow 1.3 \rightarrow 1.1)

61

63

- Reduced $V_{\mbox{\scriptsize DD}}$ sacrifices some switching speed

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Reducing Power

- Reduce supply voltage (V_{DD})
 - + Reduces dynamic power quadratically and static power linearly
 - But poses a tough choice regarding $V_{\rm T}$
 - Constant $V^{}_{\rm T}$ slows circuit speed \rightarrow clock frequency \rightarrow performance
 - Reduced V_T increases static power **exponentially**
- Reduce clock frequency (f)
 - + Reduces dynamic power linearly
 - Doesn't reduce static power
 - Reduces performance linearly
 - Generally doesn't make sense without also reduced $V_{\mbox{\scriptsize DD}} \dots$
 - Except that frequency can be adjusted cycle-to-cycle and locally
 - More on this later

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Dynamic Voltage Scaling (DVS)

- Dynamic voltage scaling (DVS)
 - OS reduces voltage/frequency when peak performance not needed

	Mobile PentiumIII	TM5400	Intel X-Scale
	" SpeedStep "	"LongRun"	(StrongARM2)
Frequency	300–1000MHz	200–700MHz	50-800MHz
Voltage	(50MHz steps)	(33MHz steps)	(50MHz steps)
	0.9–1.7V	1.1–1.6V	0.7–1.65V
High-speed	(0.1V steps)	(continuous)	(continuous)
	3400MIPS @ 34W	1600MIPS @ 2W	800MIPS @ 0.9W
Low-power	1100MIPS @ 4.5W	300MIPS @ 0.25W	62MIPS @ 0.01W

 \pm X-Scale is power efficient (6200 MIPS/W), but not IA32 compatible

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Reducing Power: Processor Modes

- Modern electrical components have low-power modes
 - Note: no low-power disk mode, magnetic (non-volatile)
- "Standby" mode
 - Turn off internal clock
 - Leave external signal controller and pins on
 - Restart clock on interrupt
 - ± Cuts dynamic power linearly, doesn't effect static power
 - Laptops go into this mode between keystrokes
- "Sleep" mode
 - Flush caches, OS may also flush DRAM to disk
 - Turn off processor power plane
 - Needs a "hard" restart
 - + Cuts dynamic and static power
 - Laptops go into this mode after ${\sim}10$ idle minutes

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

64

Reliability

• Mean Time Between Failures (MTBF)

- · How long before you have to reboot or buy a new one
- Not very quantitative yet, people just starting to think about this

65

67

• CPU reliability small in grand scheme

- Software most unreliable component in a system
 - Much more difficult to specify & test
 - Much more of it
- Most unreliable hardware component ... disk
 - Subject to mechanical wear

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Moore's Good Effect on Reliability

 The key to providing reliability is redundance
 The same scaling that makes devices less reliable
Also increase device density to enable redundancy
Classic example
Error correcting code (ECC) for DRAM
ECC also starting to appear for caches
More reliability techniques later
Today's big open questions

• Can we protect logic?

- Can architectural techniques help hardware reliability?
- Can architectural techniques help with software reliability?

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Moore's Bad Effect on Reliability

•	OS devices: CPU and memory Historically almost perfectly reliable Moore has made them less reliable over time
• [sources of electrical faults Energetic particle strikes (from sun) Randomly charge nodes, cause bits to flip, transient Electro-migration: change in electrical interfaces/properties Temperature-driven, happens gradually, permanent
- 9 - 9	ge, high-energy transistors are immune to these effects Scaling makes node energy closer to particle energy Scaling increases power-density which increases temperature Memory (DRAM) was hit first: denser, smaller devices than SRAM

66

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

Summary: A Global Look at Moore

•	Device scaling (Moore's Law)	
	+ Increases performance	
	Reduces transistor/wire delay	
	• Gives us more transistors with which to reduce CPI	
	+ Reduces local power consumption	
	 Which is quickly undone by increased integration 	
	 Aggravates power-density and temperature problems 	
	 Aggravates reliability problem 	
	+ But gives us the transistors to solve it via redundancy	
	+ Reduces unit cost	
	 But increases startup cost 	
•	Will we fall off Moore's Cliff? (for real, this time?)	
	What's next: nanotubes, quantum-dots, optical, spin-tronic	s, DNA
	enn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability	68

Summary

- What is computer architecture
 - Abstraction and layering: interface and implementation, ISA
 - Shaping forces: application and semiconductor technology
 - Moore's Law
- Cost
 - Unit and startup
- Performance
 - Latency and throughput
 - CPU performance equation: insn count * CPI * clock frequency

69

- Power and energy
 - Dynamic and static power
- Reliability

UPenn's CIS501 (Martin/Roth): Technology, cost, performance, power, and reliability

CIS501

los	 CIS501: Computer Architecture Mostly about micro-architecture 		
Compiler Firmware CPU I/O Memory Digital Circuits Gates & Transistors	 Mostly about CPU/Memory 		
	 Mostly about general-purpose 		
	 Mostly about performance 		
	 We'll still only scratch the surface 		
	Next time		
	 Instruction set architecture 		
	1		
enn's CISSUI (Martin/Roth): Techno	logy, cost, performance, power, and reliability 70		