## CIS 371 Computer Organization and Design

Unit 14: Exploiting Data-Level Parallelism with Vectors

## Better Alternative: Data-Level Parallelism

- Data-level parallelism (DLP)
- Single operation repeated on multiple data elements - SIMD (Single-Instruction, Multiple-Data)
- Less general than ILP: parallel insns are all same operation
- Exploit with vectors
- Old idea: Cray-1 supercomputer from late 1970s
- Eight 64-entry x 64-bit floating point "Vector registers" - 4096 bits ( 0.5 KB ) in each register! 4 KB for vector register file
- Special vector instructions to perform vector operations
- Load vector, store vector (wide memory operation)
- Vector+Vector addition, subtraction, multiply, etc.
- Vector+Constant addition, subtraction, multiply, etc.
- In Cray-1, each instruction specifies 64 operations!


## Best Way to Compute This Fast?

- Sometimes you want to perform the same operations on many data items
- Surprise example: SAXPY

$$
\begin{gathered}
\text { for }(I=0 ; I<1024 ; I++) \\
\mathrm{Z}[I]=A * X[I]+Y[I] ;
\end{gathered}
$$


mulf $f 0, f 1, f 2$
ldf $\mathrm{Y}(\mathrm{r} 1), f 3$

stf ${ }^{\text {addi }} \mathrm{ri}, 4, r 1$
addi $r 1,4, r 1$
blti $r 1,4096,0$

- One approach: superscalar (instruction-level parallelism)
- Loop unrolling with static scheduling -or- dynamic scheduling
- Problem: wide-issue superscalar scaling issues
- $N^{2}$ bypassing, $N^{2}$ dependence check, wide fetch
- More register file \& memory traffic (ports)
- Can we do better?

CIS 371 (Roth/Martin): Vectors

## Example Vector ISA Extensions

- Extend ISA with floating point (FP) vector storage ...
- Vector register: fixed-size array of 32- or 64- bit FP elements
- Vector length: For example: $4,8,16,64, \ldots$
- ... and example operations for vector length of 4
- Load vector: $1 \mathrm{df} . \mathrm{v} \mathrm{x}(\mathrm{r} 1)$, v1
ldf $\mathrm{X}+0(\mathrm{r} 1), \mathrm{v} 1[0]$
ldf $X+1(r 1), v 1[1]$
ldf $X+2(r 1), v 1[2]$
ldf $\mathrm{X}+3(\mathrm{r} 1)$, v1[3]
- Add two vectors: addf.vv v1,v2,v3
addf v1[i],v2[i],v3[i] (where i is $0,1,2,3$ )
- Add vector to scalar: addf.vs v1,f2,v3

```
addf v1[i],f2,v3[i] (where i is 0,1,2,3)
```


## Example Use of Vectors - 4-wide



- Operations
- Load vector: ldf.v X(r1), v1
- Multiply vector to scalar: mulf.vs v1,f2,v3
- Add two vectors: addf.vv v1,v2,v3
- Store vector: stf.v v1, X(r1)
- Performance?
- If CPI is one, $4 x$ speedup
- But, vector instructions don't always have single-cycle throughput
- Execution width (implementation) vs vector width (ISA)

CIS 371 (Roth/Martin): Vectors

## Intel's SSE2/SSE3/SSE4...

- Intel SSE2 (Streaming SIMD Extensions 2) - 2001
- 16 128bit floating point registers (xmm0-xmm15)
- Each can be treated as $2 \times 64$ b FP or $4 \times 32$ b FP ("packed FP")
- Or $2 \times 64$ b or $4 \times 32$ b or $8 \times 16$ b or $16 \times 8$ b ints ("packed integer")
- Or 1x64b or $1 \times 32 b$ FP (just normal scalar floating point)
- Original SSE: only 8 registers, no packed integer support
- Other vector extensions
- AMD 3DNow!: 64b (2x32b)
- PowerPC AltiVEC/VMX: 128b (2x64b or $4 x 32 b)$
- Looking forward for x86
- Intel's "Sandy Bridge" will bring 256-bit vectors to x86
- Intel's "Larrabee" graphics chip will bring 512-bit vectors to x86 CIS 371 (Roth/Martin): Vectors


## Vector Datapath \& Implementatoin

- Vector insn. are just like normal insn... only "wider"
- Single instruction fetch (no extra $\mathrm{N}^{2}$ checks)
- Wide register read \& write (not multiple ports)
- Wide execute: replicate floating point unit (same as superscalar)
- Wide bypass (avoid $\mathrm{N}^{2}$ bypass problem)
- Wide cache read \& write (single cache tag check)
- Execution width (implementation) vs vector width (ISA)
- Example: Pentium 4 and "Core 1 " executes vector ops at half width
- "Core 2" executes them at full width
- Because they are just instructions...
- ...superscalar execution of vector instructions is common
- Multiple n-wide vector instructions per cycle


## Other Vector Instructions

- These target specific domains: e.g., image processing, crypto
- Some examples
- Vector reduction (sum all elements of a vector)
- Geometry processing: $4 \times 4$ translation/rotation matrices
- Saturating (non-overflowing) subword add/sub: image processing
- Byte asymmetric operations: blending and composition in graphics
- Byte shuffle/permute: crypto
- Population (bit) count: crypto
- Max/min/argmax/argmin: video codec
- Absolute differences: video codec
- Multiply-accumulate: digital-signal processing


## Options for Using Vectors in Your Code

- Write in assembly
- Ugh
- Use "intrinsic" functions and data types
- For example: _mm_mul_ps() and "_m128" datatype
- Use a library someone else wrote
- Let them do the hard work
- Matrix and linear algebra packages
- Let the compiler do it (automatic vectorization)
- GCC's "-ftree-vectorize" option
- Doesn't yet work well for C/C++ code (old, very hard problem)

CIS 371 (Roth/Martin): Vectors

