Recall: Binary Tree Performance vs Size



Recall: Binary Tree Performance vs Size



Average Instructions per Lookup



This Unit: Caches



- Basic memory hierarchy concepts
 - Speed vs capacity
- Caches
- Later
 - Organizing an entire memory hierarchy
 - Main memory
 - Virtual memory

Readings

- P+H
 - Chapter 7
 - Except 7.4

5

7

CIS371 (Roth/Martin): Caches

6

Motivation: Types of Memory

• Static RAM (SRAM)

- 6 transistors per bit (two inverters, two other transistors for off/on)
- Optimized for speed (first) and density (second)
- Fast (sub-nanosecond latencies for small SRAM)
 - Speed proportional to its area
- Mixes well with standard processor logic

• Dynamic RAM (DRAM)

- 1 transistor + 1 capacitor per bit
- Optimized for density (in terms of cost per bit)
- Slow (>40ns internal access, ~100ns pin-to-pin)
- Different fabrication steps (does not mix well with logic)
- Nonvolatile storage: Magnetic disk, Flash RAM

CIS371 (Roth/Martin): Caches

Memory & Storage Technologies

- Cost what can \$200 buy today?
 - SRAM 4MB
 - DRAM 1,000MB (1GB) --- 250x cheaper than SRAM
 - Disk 500,000MB (500GB) --- 500x cheaper than DRAM
- Latency
 - SRAM <1 to 5ns (on chip)
 - DRAM ~100ns --- 100x or more slower
 - Disk 10,000,000ns or 10ms --- 100,000x slower (mechanical)
- Bandwidth
 - SRAM 10-100GB/sec
 - DRAM ~1GB/sec
 - Disk 100MB/sec (0.1 GB/sec) sequential access only
- Aside: Flash, a non-traditional (and nonvolatile) memory
 - 16GB for \$200, 16x cheaper than DRAM! (But 30x more than disk)

Storage Technology Trends



CIS371 (Roth/Martin): Caches

9

The "Memory Wall"



- Processors are get faster more quickly than memory (note log scale)
 - Processor speed improvement: 35% to 55%
 - Memory latency improvement: 7%

CIS371 (Roth/Martin): Caches

10

Locality to the Rescue

- Locality of memory references
 - Property of real programs, few exceptions
 - Books and library analogy
- Temporal locality
 - Recently referenced data is likely to be referenced again soon
 - Reactive: cache recently used data in small, fast memory
- Spatial locality
 - More likely to reference data near recently referenced data
 - Proactive: fetch data in large chunks to include nearby data
- Holds for data and instructions

Known From the Beginning

"Ideally, one would desire an infinitely large memory capacity such that any particular word would be immediately available ... We are forced to recognize the possibility of constructing a hierarchy of memories, each of which has a greater capacity than the preceding but which is less quickly accessible."

> Burks, Goldstine, VonNeumann "Preliminary discussion of the logical design of an electronic computing instrument" IAS memo 1946

Library Analogy

- Consider books in a library
- · Library has lots of books, but it is slow to access
 - Far away (time to walk to the library)
 - Big (time to walk within the library)
- How can you avoid these latencies?
 - Check out books, take them home with you
 - Put them on desk, on bookshelf, etc.
 - But desks & bookshelves have limited capacity
 - Keep recently used books around (temporal locality)
 - Grab books on related topic at the same time (spatial locality)
 - Guess what books you'll need in the future (prefetching)

CIS371 (Roth/Martin): Caches

13





CIS371 (Roth/Martin): Caches

Concrete Memory Hierarchy



CIS371 (Roth/Martin): Caches

Uses magnetic disks

15

Evolution of Cache Hierarchies



• Chips today are 30–70% cache by area

14

Library Analogy Revisited

- Registers ↔ books on your desk
 - Actively being used, small capacity
- Caches ↔ bookshelves
 - Moderate capacity, pretty fast to access
- Main memory ↔ library
 - Big, holds almost all data, but slow
- Disk (swap) ↔ inter-library loan
 - Very slow, but hopefully really uncommon

CIS371 (Roth/Martin): Caches

17

This Unit: Caches



Looking forward: Memory and Disk

- CPU I\$ D\$ L2\$ Main Memory Disk
- Main memory
 - DRAM-based memory systems
 - Virtual memory
- Disks and Storage
 - Properties of disks
 - Disk arrays (for performance and reliability)

Basic Memory Array Structure

- Number of entries
 - 2ⁿ, where n is number of address bits
 - Example: 1024 entries, 10 bit address
 - Decoder changes n-bit address to 2ⁿ bit "one-hot" signal
 - One-bit address travels on "wordlines"
- Size of entries
 - Width of data accessed
 - Data travels on "bitlines"
 - 256 bits (32 bytes) in example



CIS371 (Roth/Martin): Caches

FYI: Physical Memory Layout

- Logical layout
 - Arrays are vertically contiguous
- Physical layout roughly square
 - Vertical partitioning to minimize wire lengths
 - H-tree: horizontal/vertical partitioning layout
 - Applied recursively
 - Each node looks like an H





21

Physical Cache Layout

- Arrays and h-trees make caches easy to spot in μgraphs



CIS371 (Roth/Martin): Caches

22

Caches: Finding Data via Indexing



Knowing that You Found It: Tags



Calculating Tag Overhead

- "32KB cache" means cache holds 32KB of data
 - Called capacity
 - Tag storage is considered overhead
- Tag overhead of 32KB cache with 1024 32B frames
 - 32B frames \rightarrow 5-bit offset
 - 1024 frames \rightarrow 10-bit index
 - 32-bit address 5-bit offset 10-bit index = 17-bit tag
 - (17-bit tag + 1-bit valid)* 1024 frames = 18Kb tags = 2.2KB tags
 - ~6% overhead
- What about 64-bit addresses?
 - Tag increases to 49bits, ~20% overhead (worst case)

CIS371 (Roth/Martin): Caches

Handling a Cache Miss

- What if requested data isn't in the cache?
 - How does it get in there?
- Cache controller: finite state machine
 - Remembers miss address
 - Accesses next level of memory
 - Waits for response
 - Writes data/tag into proper locations
 - All of this happens on the fill path
 - Sometimes called backside

CIS371 (Roth/Martin): Caches

26

Cache Misses and Pipeline Stalls



- I\$ and D\$ misses stall pipeline just like data hazards
 - Stall logic driven by miss signal
 - Cache "logically" re-evaluates hit/miss every cycle
 - Data is filled \rightarrow miss signal de-asserts \rightarrow pipeline restarts

Cache Performance Equation



- - Access: read or write to cache
- Hit: desired data found in cache
- Miss: desired data not found in cache
 - Must get from another component
 - No notion of "miss" in register file
- Fill: action of placing data into cache
- % (miss-rate): # misses / # accesses
- t_{hit}: time to read data from (write data to) cache
- t_{miss}: time to read data into cache
- Performance metric: average access time

 $\mathbf{t}_{avg} = \mathbf{t}_{hit} + \mathcal{W}_{miss} * \mathbf{t}_{miss}$

25

CPI Calculation with Cache Misses

- In a pipelined processor, I\$/D\$ t_{hit} is "built in" (effectively 0)
 - High $t_{\rm hit}$ will simply require multiple F or M stages (deeper pipeline)
- Parameters
 - Simple pipeline with base CPI of 1
 - Instruction mix: 30% loads/stores
 - I\$: $\%_{miss}$ = 2%, t_{miss} = 10 cycles
 - D\$: $\%_{miss}$ = 10%, t_{miss} = 10 cycles
- What is new CPI?
 - $CPI_{I\$} = \%_{missI\$} *t_{miss} = 0.02*10 \text{ cycles} = 0.2 \text{ cycle}$
 - $CPI_{D\$} = \%_{load/store} *\%_{missD\$} *t_{missD\$} = 0.3 * 0.1*10 \text{ cycles} = 0.3 \text{ cycle}$
 - $CPI_{new} = CPI + CPI_{Is} + CPI_{Ds} = 1+0.2+0.3 = 1.5$

CIS371 (Roth/Martin): Caches

29

Measuring Cache Performance

- Ultimate metric is t_{avg}
 - Cache capacity and circuits roughly determines t_{hit}
 - Lower-level memory structures determine $\boldsymbol{t}_{\text{miss}}$
 - Measure $\%_{\rm miss}$
 - Hardware performance counters (Pentium)
 - Simulation (homework)
 - Paper simulation (next)

CIS371 (Roth/Martin): Caches

30

Cache Miss Paper Simulation

- 4-bit addresses \rightarrow 16B memory
 - Simpler cache diagrams than 32-bits
- 8B cache, 2B blocks
 - Figure out number of sets: 4 (capacity / block-size)
 - Figure out how address splits into offset/index/tag bits
 - Offset: least-significant $log_2(block-size) = log_2(2) = 1 \rightarrow 0000$
 - Index: next $\log_2(\text{number-of-sets}) = \log_2(4) = 2 \rightarrow 0000$
 - Tag: rest = $4 1 2 = 1 \rightarrow 0000$

Cache diagram

• 0000|0001 are addresses of bytes in this block, values don't matter

Cache contents				Address	Outcome
Set00 Set01 Set10 Set11					
0000 0001	0010 0011	0100 0101	0110 0111		

CIS371 (Roth/Martin): Caches

Cache Miss Paper Simulation

• 8B cache, 2B blocks tag (1 bit) index (2 bits) 1 bit	oit
--	-----

Cache contents (prior to access)				Address	Outcome
Set00	Set01	Set10	Set11		
0000 0001	0010 0011	0100 0101	0110 0111	1100	Miss
0000 0001	0010 0011	1100 1101	0110 0111	1110	Miss
0000 0001	0010 0011	1100 1101	1110 1111	1000	Miss
1000 1001	0010 0011	1100 1101	1110 1111	0011	Hit
1000 1001	0010 0011	1100 1101	1110 1111	1000	Hit
1000 1001	0010 0011	1100 1101	1110 1111	0000	Miss
0000 0001	0010 0011	1100 1101	1110 1111	1000	Miss

• How to reduce $\%_{miss}$? And hopefully t_{avg} ?

Capacity and Performance

- Simplest way to reduce %_{miss}: increase capacity
 + Miss rate decreases monotonically
 - "Working set": insns/data program is actively using
 - Diminishing returns
 - However t_{hit} increases
 - Latency proportional to sqrt(capacity)
 - t_{avg}?

%_{miss} "working set" size

Cache Capacity

- Given capacity, manipulate $\ensuremath{\%_{\text{miss}}}$ by changing <code>organization</code>

CIS371 (Roth/Martin): Caches

33

Block Size

- Given capacity, manipulate $\ensuremath{\%_{\text{miss}}}$ by changing organization
- One option: increase **block size**
 - Exploit spatial locality
 - Notice index/offset bits change
 - Tag remain the same
- Ramifications
 - + Reduce $\%_{miss}$ (up to a point)

+ Reduce tag overhead (why?)
Potentially useless data transfer
Premature replacement of useful data
Fragmentation

CIS371 (Roth/Martin): Caches

Block Size and Tag Overhead

- Tag overhead of 32KB cache with 1024 32B frames
 - 32B frames \rightarrow 5-bit offset
 - 1024 frames \rightarrow 10-bit index
 - 32-bit address 5-bit offset 10-bit index = 17-bit tag
 - (17-bit tag + 1-bit valid) * 1024 frames = 18Kb tags = 2.2KB tags
 - ~6% overhead
- Tag overhead of 32KB cache with 512 64B frames
 - 64B frames \rightarrow 6-bit offset
 - 512 frames \rightarrow 9-bit index
 - 32-bit address 6-bit offset 9-bit index = 17-bit tag
 - (17-bit tag + 1-bit valid) * 512 frames = 9Kb tags = 1.1KB tags
 - + ~3% overhead

CIS371 (Roth/Martin): Caches

Block Size Cache Miss Paper Simulation

• 8B cache, 4B blocks tag (1 bit) index (1 bit) 2 bits

Cache contents (prior to acc	Address	Outcome	
Set0	Set1		
0000 0001 0010 0011	0100 0101 0110 0111	1100	Miss
0000 0001 0010 0011	1100 1101 1110 1111	1110	Hit (spatial locality)
0000 0001 0010 0011	1100 1101 1110 1111	1000	Miss
1000 1001 1010 1011	1100 1101 1110 1111	0011	Miss (conflict)
0000 0001 0010 0011	1100 1101 1110 1111	1000	Miss (conflict)
1000 1001 1010 1011	1100 1101 1110 1111	0000	Miss
0000 0001 0010 0011	1100 1101 1110 1111	1000	Miss

- + Spatial "prefetching": miss on 1100 brought in 1110
- Conflicts: miss on 1000 kicked out 0011

512*512bit

data hit?

SRAM

address

Effect of Block Size on Miss Rate

Two effects on miss rate

+ Spatial prefetching (good)

- For blocks with adjacent addresses
- Turns miss/miss into miss/hit pairs
- Interference (bad)

- $\%_{\rm miss}$
- addresses (but in adjacent frames) Turns hits into misses by disallowing simultaneous residence



- Consider entire cache as one big block
- Both effects always present
 - Spatial prefetching dominates initially

• For blocks with non-adjacent

- Depends on size of the cache
- Good block size is 16–128B
 - Program dependent

CIS371 (Roth/Martin): Caches

37

Block Size and Miss Penalty

- Does increasing block size increase t_{miss}?
 - Don't larger blocks take longer to read, transfer, and fill?
 - They do, but...
- t_{miss} of an isolated miss is not affected
 - Critical Word First / Early Restart (CRF/ER)
 - Requested word fetched first, pipeline restarts immediately
 - Remaining words in block transferred/filled in the background
- t_{miss}'es of a cluster of misses will suffer
 - Reads/transfers/fills of two misses can't happen at the same time
 - Latencies can start to pile up
 - This is a bandwidth problem (more later)

CIS371 (Roth/Martin): Caches

38

Conflicts

•	8B cache, 2B blocks	tag (1 bit)		index (2 bits)	1 bit
	•				

Cache contents (prior to access)				Address	Outcome
Set00	Set01	Set10	Set11		
0000 0001	0010 0011	0100 0101	0110 0111	1100	Miss
0000 0001	0010 0011	1100 1101	0110 0111	1110	Miss
0000 0001	0010 0011	1100 1101	1110 1111	1000	Miss
1000 1001	0010 0011	1100 1101	1110 1111	0011	Hit
1000 1001	0010 0011	1100 1101	1110 1111	1000	Hit
1000 1001	0010 0011	1100 1101	1110 1111	0000	Miss
0000 0001	0010 0011	1100 1101	1110 1111	1000	Miss

Pairs like 0000/1000 conflict

- Regardless of block-size (assuming capacity < 16)
- Q: can we allow pairs like these to simultaneously reside?
- A: yes, reorganize cache to do so

Set-Associativity

- Set-associativity
 - Block can reside in one of few frames.
 - Frame groups called sets
 - Each frame in set called a way
 - This is 2-way set-associative (SA)
 - 1-way → direct-mapped (DM)
 - 1-set → fully-associative (FA)
 - + Reduces conflicts
 - Increases latency_{hit}.
 - additional tag match & muxing
 - Note: valid bit not shown



Set-Associativity

- Lookup algorithm
 - Use index bits to find set
 - Read data/tags in all frames in parallel
 - Any (match and valid bit), Hit
 - Notice tag/index/offset bits
 - Only 9-bit index (versus 10-bit for direct mapped)
 - Notice block numbering



CIS371 (Roth/Martin): Caches

Replacement Policies

- Set-associative caches present a new design choice
 - On cache miss, which block in set to replace (kick out)?
- Some options
 - Random
 - FIFO (first-in first-out)
 - LRU (least recently used)
 - Fits with temporal locality, LRU = least likely to be used in future
 - NMRU (not most recently used)
 - An easier to implement approximation of LRU
 - Is LRU for 2-way set-associative caches
 - Belady's: replace block that will be used furthest in future
 - Unachievable optimum
 - Which policy is simulated in previous example?

CIS371 (Roth/Martin): Caches

Associativity and Miss Paper Simulation

• 8B cache, 2B blocks, 2-way set-associative

Cache contents (prior to access)				Address	Outcome
Set0.Way0	Set0.Way1	Set1.Way0	Set1.Way1		
0000 0001	0100 0101	0010 0011	0110 0111	1100	Miss
1100 1101	0100 0101	0010 0011	0110 0111	1110	Miss
1100 1101	0100 0101	1110 1111	0110 0111	1000	Miss
1100 1101	1000 1001	1110 1111	0110 0111	0011	Miss (new conflict)
1100 1101	1000 1001	1110 1111	0010 <mark>0011</mark>	1000	Hit
1100 1101	1000 1001	1110 1111	0010 0011	0000	Miss
0000 0001	1000 1001	1110 1111	0010 0011	1000	Hit (avoid conflict)

- + Avoid conflicts: 0000 and 1000 can both be in set 0
- Introduce some new conflicts: notice address re-arrangement
 - Happens, but conflict avoidance usually dominates

CIS371 (Roth/Martin): Caches

42

NMRU and Miss Handling

- Add MRU field to each set
 - MRU data is encoded "way"
 - Hit? update MRU
- MRU/LRU bits updated on each access



Parallel or Serial Tag Access?

- Note: data and tags actually physically separate
 - Split into two different arrays
- Parallel access example:



Best of Both? Way Prediction



Serial Tag Access



Associativity And Performance

- Higher associative caches
 - + Have better (lower) $\%_{\rm miss}$
 - Diminishing returns
 - However t_{hit} increases
 - The more associative, the slower
 - What about t_{avg}?



- Block-size and number of sets should be powers of two
 Makes indexing easier (just rip bits out of the address)
- 3-way set-associativity? No problem

Classifying Misses: 3(4)C Model

- Divide cache misses into three categories
 - **Compulsory (cold)**: never seen this address before
 - Would miss even in infinite cache
 - Identify? easy
 - Capacity: miss caused because cache is too small
 - Would miss even in fully associative cache
 - Identify? Consecutive accesses to block separated by access to at least N other distinct blocks (N is number of frames in cache)
 - Conflict: miss caused because cache associativity is too low
 - Identify? All other misses
 - (Coherence): miss due to external invalidations
 - Only in shared memory multiprocessors (later)
 - Who cares? Different techniques for attacking different misses

CIS371 (Roth/Martin): Caches

49

Miss Rate: ABC

- Capacity
 - + Decreases capacity misses
 - Increases latency_{hit}
- Associativity
 - + Decreases conflict misses
 - Increases latency_{hit}
- Block size
 - Increases conflict/capacity misses (fewer frames)
 - + Decreases compulsory/capacity misses (spatial locality)
 - No significant effect on latency_{hit}
- Why do we care about 3C miss model?
 - So that we know what to do to eliminate misses
 - If you don't have conflict misses, increasing associativity won't help

CIS371 (Roth/Martin): Caches

50

Reducing Conflict Misses: Victim Buffer

- Conflict misses: not enough associativity
 - High-associativity is expensive, but also rarely needed
 - 3 blocks mapping to same 2-way set and accessed (XYZ)+
- Victim buffer (VB): small fully-associative cache
 - Sits on I\$/D\$ miss path
 - Small so very fast (e.g., 8 entries)
 - Blocks kicked out of I\$/D\$ placed in VB
 - On miss, check VB: hit? Place block back in I\$/D\$
 - 8 extra ways, shared among all sets
 - + Only a few sets will need it at any given time
 - + Very effective in practice
 - Does VB reduce % or latency miss?

51

I\$/D\$

VB

Lockup Free Cache

- Lockup free: allows other accesses while miss is pending
 - Consider: Load [r1] -> r2; Load [r3] -> r4; Add r2, r4 -> r5
 - Handle misses in parallel
 - "memory-level parallelism"
 - Makes sense for...
 - Processors that can go ahead despite D\$ miss (out-of-order)
 - Implementation: miss status holding register (MSHR)
 - Remember: miss address, chosen frame, requesting instruction
 - When miss returns know where to put block, who to inform
 - Common scenario: "hit under miss"
 - Handle hits while miss is pending
 - Easy
 - Less common, but common enough: "miss under miss"
 - A little trickier, but common anyway
- Requires multiple MSHRs: search to avoid frame conflicts CIS371 (Roth/Martin): Caches

Software Restructuring: Data

- · Capacity misses: poor spatial or temporal locality
 - Several code restructuring techniques to improve both
 - Compiler must know that restructuring preserves semantics
- Loop interchange: spatial locality
 - Example: row-major matrix: x[i][j] followed by x[i][j+1]
 - Poor code: x[I][j] followed by x[i+1][j]
 for (j = 0; j<NCOLS; j++)
 for (i = 0; i<NROWS; i++)
 sum += x[i][j]; // Say</pre>
 - Better code

```
for (i = 0; i<NROWS; i++)
for (j = 0; j<NCOLS; j++)
sum += X[i][j];</pre>
```

CIS371 (Roth/Martin): Caches

```
53
```

Software Restructuring: Data

- Loop blocking: temporal locality
 - Poor code

for (k=0; k<NITERATIONS; k++)
for (i=0; i<NELEMS; i++)</pre>

- sum += X[i]; // say
- Better code
 - Cut array into CACHE_SIZE chunks
 - Run all phases on one chunk, proceed to next chunk

for (i=0; i<NELEMS; i+=CACHE_SIZE)
for (k=0; k<NITERATIONS; k++)</pre>

- for (ii=0; ii<i+CACHE_SIZE-1; ii++)
 sum += X[ii];</pre>
- Assumes you know CACHE_SIZE, do you?
- Loop fusion: similar, but for multiple consecutive loops

CIS371 (Roth/Martin): Caches

Software Restructuring: Code

- Compiler an layout code for temporal and spatial locality
 - If (a) { code1; } else { code2; } code3;
 - But, code2 case never happens (say, error condition)



• Intra-procedure, inter-procedure

Prefetching

- Prefetching: put blocks in cache proactively/speculatively
 - Key: anticipate upcoming miss addresses accurately
 - Can do in software or hardware
 - Simple example: next block prefetching
 - Miss on address $X \rightarrow$ anticipate miss on X+block-size
 - + Works for insns: sequential execution
 - + Works for data: arrays
 - Timeliness: initiate prefetches sufficiently in advance
 - Coverage: prefetch for as many misses as possible
 - Accuracy: don't pollute with unnecessary data
 Prefetch logic
 - It evicts useful data

I\$/D\$

L2

54

Software Prefetching

- Use a special "prefetch" instruction
 - Tells the hardware to bring in data, doesn't actually read it
 - Just a hint
- Inserted by programmer or compiler
- Example

```
for (i = 0; i<NROWS; i++)
for (j = 0; j<NCOLS; j+=BLOCK_SIZE) {
    prefetch(&X[i][j]+BLOCK_SIZE);
    for (jj=j; jj<j+BLOCK_SIZE-1; jj++)
        sum += x[i][jj];
}</pre>
```

- Multiple prefetches bring multiple blocks in parallel
 - Using lockup-free caches
 - "Memory-level" parallelism

CIS371 (Roth/Martin): Caches

- Hardware Prefetching
- What to prefetch?
 - Stride-based sequential prefetching
 - Can also do N blocks ahead to hide more latency
 - + Simple, works for sequential things: insns, array data
 - + Works better than doubling the block size
 - Address-prediction
 - Needed for non-sequential data: lists, trees, etc.
 - Use a hardware table to detect strides, common patterns
- When to prefetch?
 - On every reference?
 - On every miss?

CIS371 (Roth/Martin): Caches

58

[This slide intentionally blank]

[This slide intentionally blank]

57

Extra Cache Examples

- 4-bit address (16-byte memory)
- 8-byte cache

4-bit Address, 8B Cache, 2B Blocks



61

4-bit Address, 8B Cache, 2B Blocks



4-bit Address, 8B Cache, 2B Blocks



Larger Block Size

2-byte to 4-byte blocks

[This slide intentionally blank]

65

CIS371 (Roth/Martin): Caches

66

4-bit Address, 8B Cache, 4B Blocks



4-bit Address, 8B Cache, 4B Blocks



Set Associative Cache

• Direct mapped cache to 2-way set associative cache

4-bit Address, 8B Cache, 2B Blocks, 2-way Main memory 0000 А tag (2 bit) index (1 bits) 1 bit В 0001 С 0010 D 0011 Way 0 LRU Way 1 Е 0100 Data Data F 0101 Set Tag 0 Tag 0 G 1 1 0110

0

1

н

Ι

ן א

L

М

N P

1111 Q CIS371 (Roth/Martin): Caches

0111

1000

1001

10<mark>1</mark>0

1011 1100

11<mark>0</mark>1

1110 1111



69

4-bit Address, 8B Cache, 2B Blocks, 2-way



4-bit Address, 8B Cache, 2B Blocks, 2-way



Write Issues

- So far we have looked at reading from cache
 - Instruction fetches, loads
- What about writing into cache
 - Stores, not an issue for instruction caches (why they are simpler)
- Several new issues
 - Tag/data access
 - Write-through vs. write-back
 - Write-allocate vs. write-not-allocate
 - Hiding write miss latency

CIS371 (Roth/Martin): Caches

73

Tag/Data Access

- Reads: read tag and data in parallel
 - Tag mis-match \rightarrow data is garbage (OK, stall until good data arrives)
- Writes: read tag, write data in parallel?
 - Tag mis-match \rightarrow clobbered data (oops)
 - For associative caches, which way was written into?
- Writes are a pipelined two step (multi-cycle) process
 - Step 1: match tag
 - Step 2: write to matching way
 - Bypass (with address check) to avoid load stalls
 - May introduce structural hazards

CIS371 (Roth/Martin): Caches

74

Write Propagation

- When to propagate new value to (lower level) memory?
- Option #1: Write-through: immediately
 - On hit, update cache
 - Immediately send the write to the next level
- Option #2: Write-back: when block is replaced
 - Requires additional "dirty" bit per block
 - Replace clean block: no extra traffic
 - Replace dirty block: extra "writeback" of block
 - + Writeback-buffer: keep it off critical path of miss
 - Step#1: Send "fill" request to next-level
 - Step#2: While waiting, write dirty block to buffer
 - Step#3: When new blocks arrives, put it into cache
 - Step#4: Write buffer contents to next-level

Next-level-\$

75

WBB

Write Propagation Comparison

- Write-through
 - Requires additional bus bandwidth
 - Consider repeated write hits
 - Next level must handle small writes (1, 2, 4, 8-bytes)
 - + No need for valid bits in cache
 - + No need to handle "writeback" operations
 - Simplifies miss handling (no WBB)
 - Sometimes used for L1 caches (for example, by IBM)
- Write-back
 - + Key advantage: uses less bandwidth
 - Reverse of other pros/cons above
 - Used by Intel and AMD
 - Second-level and beyond are generally write-back caches

Write Miss Handling

- How is a write miss actually handled?
- Write-allocate: fill block from next level, then write into it
 - + Decreases read misses (next read to block will hit)
 - Requires additional bandwidth
 - Commonly used (especially with write-back caches)
- Write-non-allocate: just write to next level, no allocate
 - Potentially more read misses
 - + Uses less bandwidth
 - Use with write-through

CIS371 (Roth/Martin): Caches

77

Write Buffer Examples

- Example #1:
 - Store "1" into address A
 - Miss in cache, put in store buffer (initiate miss)
 - Load from address B
 - Hit in cache, read value from cache
 - Wait for miss to fill, write a "1" to A when done
- Example #2:
 - Store "1" into address A
 - Miss, put in store buffer (initiate miss)
 - Load from address A
 - Miss in cache, but do we stall? Don't need to stall
 - Just bypass load value from the store buffer

CIS371 (Roth/Martin): Caches

Write Misses and Write Buffers

- Read miss?
 - Load can't go on without the data, it must stall
- Write miss?
 - Technically, no instruction is waiting for data, why stall?
- Write buffer: a small buffer
 - Stores put address/value to write buffer, keep going
 - Write buffer writes stores to D\$ in the background
 - Loads must search write buffer (in addition to D\$)
 - + Eliminates stalls on write misses (mostly)
 - Creates some problems (later)
- Write buffer vs. writeback-buffer
 - Write buffer: "in front" of D\$, for hiding store misses
 - Writeback buffer: "behind" D\$, for hiding writebacks

CIS371 (Roth/Martin): Caches

78

Next-level cache

Processo

WB

Cache

WBB

Write Buffer Examples

- Example #3:
 - Store byte value "1" into address A
 - Miss in cache, put in store buffer (initiate miss)
 - Load word from address A, A+1, A+2, A+3
 - Hit in cache, read value from where?
 - Read both cache and store buffer (byte-by-byte merge)
- Store buffer holds address, data, and per-byte valid bits
- Example #4:
 - Store byte value "1" into address A (initiate miss)
 - Store byte value "2" into address B (initiate miss)
 - Store byte value "3" into Address A (???)
 - Can the first and last store share the same entry?
 - What if "B" fills first?

 $\bullet\,$ Can the second store leave before the first store? CIS371 (Roth/Martin): Caches

Memory Performance Equation



Hierarchy Performance



Local vs Global Miss Rates

- Local hit/miss rate:
 - Percent of references to cache hit (e.g, 90%)
 - Local miss rate is (100% local hit rate), (e.g., 10%)
- Global hit/miss rate:
 - Misses per instruction (1 miss per 30 instructions)
 - Instructions per miss (3% of instructions miss)
 - Above assumes loads/stores are 1 in 3 instructions
- Consider second-level cache hit rate
 - L1: 2 misses per 100 instructions
 - L2: 1 miss per 100 instructions
 - L2 "local miss rate" -> 50%

Performance Calculation I

- In a pipelined processor, I\$/D\$ t_{hit} is "built in" (effectively 0)
- Parameters
 - Base pipeline CPI = 1
 - Instruction mix: 30% loads/stores
 - I\$: $\%_{miss} = 2\%$, $t_{miss} = 10$ cycles
 - D\$: $\%_{miss}$ = 10%, t_{miss} = 10 cycles
- What is new CPI?
 - CPI_{I\$} = $\%_{missI$}$ *t_{miss} = 0.02*10 cycles = 0.2 cycle
 - CPI_{D\$} = %_{memory}*%_{missD\$}*t_{missD\$} = 0.30*0.10*10 cycles = 0.3 cycle
 - $CPI_{new} = CPI + CPI_{I\$} + CPI_{D\$} = 1+0.2+0.3 = 1.5$

Performance Calculation II

- Parameters
 - Reference stream: all loads
 - D\$: $t_{hit} = 1ns$, $\%_{miss} = 5\%$
 - L2: t_{hit} = 10ns, %_{miss} = 20%
 - Main memory: t_{hit} = 50ns
- What is t_{avgD\$} without an L2?
 - $t_{missD\$} = t_{hitM}$
 - $t_{avqD\$} = t_{hitD\$} + \%_{missD\$} * t_{hitM} = 1ns + (0.05*50ns) = 3.5ns$
- What is t_{avgD\$} with an L2?
 - $t_{missD\$} = t_{avgL2}$
 - $t_{avqL2} = t_{hitL2} + \%_{missL2} + t_{hitM} = 10ns + (0.2*50ns) = 20ns$
 - $t_{avqDs} = t_{hitDs} + \%_{missDs} * t_{avqL2} = 1ns + (0.05 * 20ns) = 2ns$

CIS371 (Roth/Martin): Caches

85

Performance Calculation III

- Memory system parameters
 - D\$: t_{hit} = 1ns, %_{miss} = 10%, 50% dirty, writeback-buffer, write-buffer
 - Main memory: $t_{hit} = 50$ ns
 - 32-byte block size
- Reference stream: 20% stores, 80% loads
- What is t_{avgD\$}?
 - Write-buffer → hides store misses latency
 - Writeback-buffer → hides dirty writeback latency
 - $t_{missD\$} = t_{hitM}$
 - $t_{avgD_{s}} = t_{hitD_{s}} + \%_{loads} * \%_{missD_{s}} * t_{hitM} = 1ns + (0.8 * 0.10 * 50ns) = 5ns$

CIS371 (Roth/Martin): Caches

86

Bandwidth Calculation

- Memory system parameters
 - D\$: t_{hit} = 1ns, %_{miss} = 10%, 50% dirty, writeback-buffer, write-buffer
 - Main memory: t_{hit} = 50ns
 - 32-byte block size
- Reference stream: 20% stores, 80% loads
- What is the average bytes transferred per miss?
 - All misses: 32-byte blocks
 - Dirty evictions: 50% of the time * 32-byte block
 - 48B per miss
- Average bytes transfer per memory operation?
 - 10% of memory operations miss, so 4.8B per memory operation

CIS371 (Roth/Martin): Caches

Designing a Cache Hierarchy

- For any memory component: t_{hit} vs. %_{miss} tradeoff
- Upper components (I\$, D\$) emphasize low t_{hit}
 - Frequent access $\rightarrow t_{hit}$ important
 - t_{miss} is not bad $\rightarrow \%_{miss}$ less important
 - Low capacity/associativity (to reduce t_{hit})
 - Small-medium block-size (to reduce conflicts)
- Moving down (L2, L3) emphasis turns to %_{miss}
 - Infrequent access $\rightarrow t_{hit}$ less important
 - t_{miss} is bad $\rightarrow \%_{miss}$ important
 - High capacity/associativity/block size (to reduce %_{miss})

Memory Hierarchy Parameters

Parameter	I\$/D\$	L2	L3	Main Memory
t _{hit}	2ns	10ns	30ns	100ns
t _{miss}	10ns	30ns	100ns	10ms (10M ns)
Capacity	8KB-64KB	256KB-8MB	2–16MB	1-4GBs
Block size	16B32B	32B-128B	32B-256B	NA
Associativity	1-4	4–16	4-16	NA

- Some other design parameters
 - Split vs. unified insns/data
 - Inclusion vs. exclusion vs. nothing
 - On-chip, off-chip, or partially on-chip?
 - SRAM or embedded DRAM?

89

Split vs. Unified Caches

- Split I\$/D\$: insns and data in different caches
 - To minimize structural hazards and $\ensuremath{t_{\text{hit}}}$
 - Larger unified I\$/D\$ would be slow, 2nd port even slower
 - Optimize I\$ for wide output (superscalar), no writes
 - Why is 486 I/D\$ unified?
- Unified L2, L3: insns and data together
 - To minimize %_{miss}
 - + Fewer capacity misses: unused insn capacity can be used for data
 - More conflict misses: insn/data conflicts
 - A much smaller effect in large caches
 - Insn/data structural hazards are rare: simultaneous I\$/D\$ miss
 - Go even further: unify L2, L3 of multiple cores in a multi-core

CIS371 (Roth/Martin): Caches

90

Hierarchy: Inclusion versus Exclusion

- Inclusion
 - A block in the L1 is always in the L2
 - Good for write-through L1s (why?)
- Exclusion
 - Block is either in L1 or L2 (never both)
 - Good if L2 is small relative to L1
 - Example: AMD's Duron 64KB L1s, 64KB L2
- Non-inclusion
 - No guarantees

Summary

- Average access time of a memory component
 - latency_{avg} = latency_{hit} + %_{miss} * latency_{miss}
 - Hard to get low *latency*_{hit} and \mathscr{H}_{miss} in one structure \rightarrow hierarchy
- Memory hierarchy
 - Cache (SRAM) \rightarrow memory (DRAM) \rightarrow swap (Disk)
 - Smaller, faster, more expensive \rightarrow bigger, slower, cheaper
- Cache ABCs (capacity, associativity, block size)
 - 3C miss model: compulsory, capacity, conflict
- Performance optimizations
 - %_{miss}: victim buffer, prefetching
 - latency_{miss}: critical-word-first/early-restart, lockup-free design
- Write issues
 - Write-back vs. write-through/write-allocate vs. write-no-allocate