# CIS 371 Computer Organization and Design





# This Unit: (In-Order) Superscalar Pipelines





### **Floating Point Pipelines**



- Floating point (FP) insns typically use separate pipeline
  - Splits at decode stage: at fetch you don't know it's a FP insn
  - Most (all?) FP insns are multi-cycle (here: 3-cycle FP adder)
  - Separate FP register file
  - FP loads and stores execute on integer pipeline (address is integer)

CIS 3/1 (Roth/Martin): Superscalar Pipelines	5

# The "Flynn Bottleneck"





- Two insns per stage, or three, or four, or six, or eight...
- Also called multiple issue
- Exploit "Instruction-Level Parallelism (ILP)"

# Superscalar Pipeline Diagrams - Ideal

scalar	1	2	3	4	5	6	7	8	9	10	11	12
.w 0(r1)⇒r2	F	D	Х	Μ	W							
lw 4(r1)⇒r3		F	D	Х	М	W						
lw 8(r1)⇒r4			F	D	Х	Μ	W					
add r14,r15 <b>→</b> r6				F	D	Х	М	W				
add r12,r13 <b>→</b> r7					F	D	Х	М	W			
add r17,r16⇒r8						F	D	Х	Μ	W		
lw 0(r18)⇒r9							F	D	Х	М	W	
2-way superscalar	1	2	3	4	5	6	7	8	9	10	11	12
2-way superscalar 1w 0(r1)→r2	1 F	2 D	3 X	4 M	5 W	6	7	8	9	10	11	12
2-way superscalar $1w 0(r1) \rightarrow r2$ $1w 4(r1) \rightarrow r3$	1 F F	2 D D	3 X X	4 M M	5 W W	6	7	8	9	10	11	12
<b>2-way superscalar</b> 1w 0(r1) →r2 1w 4(r1) →r3 1w 8(r1) →r4	1 F F	2 D D F	3 X X D	4 M M X	5 W W M	6 W	7	8	9	10	11	12
<b>2-way superscalar</b> $1w 0(r1) \rightarrow r2$ $1w 4(r1) \rightarrow r3$ $1w 8(r1) \rightarrow r4$ add $r14, r15 \rightarrow r6$	1 F F	2 D D F F	3 X X D D	4 M M X X	5 W W M	6 W W	7	8	9	10	11	12
<b>2-way superscalar</b> $1w 0(r1) \rightarrow r2$ $1w 4(r1) \rightarrow r3$ $1w 8(r1) \rightarrow r4$ add $r14, r15 \rightarrow r6$ add $r12, r13 \rightarrow r7$	1 F F	2 D D F F	3 X D D F	4 M X X D	5 W M M X	6 W W M	7 W	8	9	10	11	12
<b>2-way superscalar</b> $1w 0(r1) \Rightarrow r2$ $1w 4(r1) \Rightarrow r3$ $1w 8(r1) \Rightarrow r4$ add $r14, r15 \Rightarrow r6$ add $r12, r13 \Rightarrow r7$ add $r17, r16 \Rightarrow r8$	1 F F	2 D F F	3 X D D F F	4 M X X D D	5 W M M X X	6 W W M M	7 W W	8	9	10	11	12

### Superscalar Pipeline Diagrams - Realistic

scalar	1	2	3	4	5	6	7	8	9	10	11	12
lw 0(r1)⇒r2	F	D	Х	Μ	W							
lw 4(r1)⇒r3		F	D	Х	М	W						
lw 8(r1)⇒r4			F	D	Х	М	W					
add r4,r5⇒r6				F	d*	D	Х	М	W			
add r2,r3⇒r7						F	D	Х	М	W		
add r7,r6⇒r8							F	D	Х	М	W	
lw 0(r8)⇒r9								F	D	Х	М	W
2-way superscalar	1	2	2	Δ	5	6	7	Q	٥	10	11	12
		2	- J - V	т	<u> </u>	0	-	0	9	10	11	12
	E		Ŷ	M	VV \\/							
$1w + (r1) \rightarrow r3$	Г				VV M	147						
		Ē	ں *	^ /*		VV	м	۱۸/				
			u	u. 4*		÷		VV				
add $r4, r5 - r6$				(1.1.	υ	x	IM	vv				
add $r4, r5 r6$ add $r2, r3 r7$			Г		-	D	~ ~ ~					
add $r4, r5 \rightarrow r6$ add $r2, r3 \rightarrow r7$ add $r7, r6 \rightarrow r8$			F	4	F	D	Х	Μ	VV			
add r4,r5→r6 add r2,r3→r7 add r7,r6→r8 lw 0(r8)→r9			Г	-	F F	D d*	X D	M X	M	w		

How Much ILP is There?

•	The compiler	tries to	"schedule"	code to avoid	stalls
---	--------------	----------	------------	---------------	--------

- Even for scalar machines (to fill load-use delay slot)
- Even harder to schedule multiple-issue (superscalar)
- How much ILP is common?
  - Greatly depends on the application
    - Consider memory copy
    - Unroll loop, lots of independent operations
  - Other programs, less so

• Even given unbounded ILP, superscalar has limits

• IPC (or CPI) vs clock frequency trade-off

CIS 371 (Roth/Martin): Superscalar Pipelines

Superscalar CPI Calculations

Base CPI for scalar pipeline is 1
Base CPI for N-way superscalar pipeline is 1/N

Amplifies stall penalties
Assumes no data stalls (an overly optmistic assumption)

Example: Branch penalty calculation

20% branches, 75% taken, no explicit branch prediction
Scalar pipeline

1 + 0.2\*0.75\*2 = 1.3 → 1.3/1 = 1.3 → 30% slowdown

2-way superscalar pipeline

0.5 + 0.2\*0.75\*2 = 0.8 → 0.8/0.5 = 1.6 → 60% slowdown

4-way superscalar

0.25 + 0.2\*0.75\*2 = 0.55 → 0.55/0.25 = 2.2 → 120% slowdown

# Challenges for Superscalar Pipelines

- So you want to build an N-way superscalar...
- Hardware challenges
  - Stall logic: N<sup>2</sup> terms
  - Bypasses: 2N<sup>2</sup> paths
  - Register file: 3N ports
  - IMem/DMem: how many ports?
  - Anything else?

### Software challenges

- Does program inherently have ILP of N?
- Even if it does, compiler must schedule code to expose it
- Given these challenges, what is a reasonable N?
- Current answer is 3 or 4

CIS 371 (Roth/Martin): Superscalar Pipelines

11

### Superscalar "Execution"



- N-way superscalar = N of every kind of functional unit?
  - N ALUs? OK, ALUs are small and integer insns are common
  - N FP dividers? No, FP dividers are huge and fdiv is uncommon

13

15

• How many loads/stores per cycle? How many branches?

cio sy i (roury) la anno supersealar i penne
--



## Superscalar Execution

Common design: functional unit mix ∝ insn type mix

 Integer apps: 20–30% loads, 10–15% stores, 15–20% branches
 FP apps: 30% FP, 20% loads, 10% stores, 5% branches
 Rest 40–50% are non-branch integer ALU operations

 Intel Pentium (2-way superscalar): 1 any + 1 integer ALU

 Alpha 21164: 2 integer (including 2 loads or 1 store) + 2 FP

 Execution units

 Simple ALUs are cheap (have N of these for N-wide processor)
 Complex ALUs are less cheap (have fewer of these)
 Data memory bandwidth expensive

 Multi-port, replicate, or bank (more later)



- 2 non-regfile inputs to bypass mux: in general N
- 4 point-to-point connections: in general N<sup>2</sup>
- Bypass wires long (slow) and are difficult to route
- And this is just one bypass stage and one input per insn!
- N<sup>2</sup> bypass

### Superscalar Stall Logic

• Full bypassing $\rightarrow$ load/use stalls only	
Ignore 2nd register input	
Stall logic for scalar pipeline	
(X/M.op = = LOAD & D/X.rs1 = = X/M.rd)	
<ul> <li>Stall logic for a 2-way superscalar pipeline</li> </ul>	
• Stall logic for older insn in pair: also stalls younger insn in pair	
(X/M <sub>1</sub> .op==LOAD && D/X <sub>1</sub> .rs1==X/M <sub>1</sub> .rd)	
$(X/M_2.op = = LOAD \& D/X_1.rs1 = = X/M_2.rd)$	
<ul> <li>Stall logic for younger insn in pair: doesn't stall older insn</li> </ul>	
(X/M <sub>1</sub> .op==LOAD && D/X <sub>2</sub> .rs1==X/M <sub>1</sub> .rd)	
(X/M <sub>2</sub> .op==LOAD && D/X <sub>2</sub> .rs1==X/M <sub>2</sub> .rd)	
$(D/X_2.rs1==D/X_1.rd)$	
<ul> <li>5 terms for 2 insns: N<sup>2</sup> dependence cross-check</li> </ul>	
Actually N <sup>2</sup> +N-1	
CIS 371 (Roth/Martin): Superscalar Pipelines 17	

# Not All N<sup>2</sup> Problems Created Equal

<ul> <li>N<sup>2</sup> bypass vs. N<sup>2</sup> dependence cross-check</li> <li>Which is the bigger problem?</li> </ul>	
<ul> <li>N<sup>2</sup> bypass by a lot</li> <li>32- or 64- bit quantities (vs. 5-bit)</li> <li>Multiple levels (MX, WX) of bypass (vs. 1 level of stall log</li> <li>Must fit in one clock period with ALU (vs. not)</li> </ul>	jic)
<ul> <li>Dependence cross-check not even 2nd biggest N<sup>2</sup></li> <li>Regfile is also an N<sup>2</sup> problem (think latency where N is #</li> <li>And also more serious than cross-check</li> </ul>	problem ports)
CIS 371 (Roth/Martin): Superscalar Pipelines	19

# Superscalar Pipeline Stalls If older insn in pair stalls, younger insns must stall too What if younger insn stalls? Can older insn from next group move up? Fluid: yes Helps CPI a little, hurts clock a little Rigid: no

± Hurts CPI a little, but doesn't impact clock

Rigid	_1	2	3	4	5	Fluid	1	2	3	4	5
lw 0(r1),r4	F	D	Х	Μ	W	lw 0(r1),r4	F	D	Х	М	W
addi r4,1,r4	F	d*	d*	D	Х	addi r4,1,r4	F	d*	d*	D	Х
sub r5,r2,r3				F	D	sub r5,r2,r3		F	p*	D	Х
sw r3,0(r1)				F	D	sw r3,0(r1)				F	D
lw 4(r1),r8					F	lw 4(r1),r8				F	D
CIS 371 (Roth/Martin	i). Sune	erscala	ır Pine	lines						18	

Avoid N<sup>2</sup> Bypass/RegFile: Clustering



- Clustering: group ALUs into K clusters
  - Full bypassing within cluster, limited (or no) bypassing between them
     Get values from reqfile with 1 or 2 cycle delay
  - + N/K non-regfile inputs at each mux, N<sup>2</sup>/K point-to-point paths
  - Key to performance: steer dependent insns to same cluster
  - Hurts IPC, but helps clock frequency (or wider issue at same clock)
- Typically used with replicated regfile: replica per cluster
- Alpha 21264: 4-way superscalar, 2 clusters, static steering CIS 371 (Roth/Martin): Superscalar Pipelines 20

### Superscalar Fetch/Decode



- Mostly wider instruction memory data bus
- Most tricky aspects involve branch prediction
- What about Decode?
  - Easier with fixed-width instructions (MIPS, Alpha, PowerPC, ARM)

21

- Harder with variable-length instructions (x86)
  - Can be pipelined

CIS 371	(Roth/Mar	tin): Super	scalar Pipelin	es
	(			



CIS 371 (Roth/Martin): Superscalar Pipelines

# Superscalar Fetch with Branches

<ul> <li>Three related questions</li> <li>How many branches are predicted per cycle?</li> <li>If multiple insns fetched, which is assumed to be the bra</li> <li>Can we fetch across the branch if it is predicted "taken"?</li> </ul>	nch?
<ul> <li>Simplest, common design: "one", "doesn't matter"</li> <li>One prediction, discard post-branch insns if prediction is</li> <li>Doesn't matter: associate prediction with non-branch to</li> <li>Lowers effective fetch bandwidth width and IPC</li> <li>Average number of insns per taken branch? ~8–10 in interval</li> </ul>	', ``no" ``taken" same effect teger code
<ul> <li>Compiler can help</li> <li>Reduce taken branch frequency: e.g., unroll loops</li> </ul>	
CIS 371 (Roth/Martin): Superscalar Pipelines	22

Aside: VLIW

VLIW: Very Long Insn Word	
<ul> <li>Effectively, a 1-wide pipeline, but unit is an N-insn group</li> </ul>	
<ul> <li>Group travels down pipeline as a unit</li> </ul>	
<ul> <li>Compiler guarantees insns within a VLIW group are independer</li> <li>If no independent insns, slots filled with nops</li> </ul>	nt
<ul> <li>Typically "slotted": 1st insn must be ALU, 2nd mem, etc.</li> </ul>	
• E.g., Itanium (two 3-wide bundles per cycle = 6-way issue)	
+ Simplifies fetch and branch prediction	
+ Simplifies pipeline control (no rigid vs. fluid business)	
<ul> <li>Doesn't help bypasses or regfile, which are bigger problems</li> </ul>	
<ul> <li>Can expose these issues to software, too (yuck)</li> </ul>	
<ul> <li>Not really compatible across machines of different widths</li> </ul>	
How does Itanium deal with non-compatibility? Transmeta?	?
CIS 371 (Roth/Martin): Superscalar Pipelines 2	24

# Predication

• Branch mis-predictions hurt more on superscalar	
<ul> <li>Replace difficult branches with something else</li> </ul>	
Convert control flow into data flow (& dependencies)	
Predication	
<ul> <li>Conditionally executed insns unconditionally fetched</li> </ul>	
<ul> <li>Full predication (ARM, Intel Itanium)</li> </ul>	
<ul> <li>Can tag every insn with predicate, but extra bits in in</li> </ul>	struction
<ul> <li>Conditional moves (Alpha, x86)</li> </ul>	
<ul> <li>Construct appearance of full predication from one print</li> </ul>	mitive
<pre>cmoveq r1,r2,r3 // if (r1==0) r</pre>	:3=r2;
<ul> <li>May require some code duplication to achieve desired</li> </ul>	leffect
+ Only good way of adding predication to an existing IS	SA
• If-conversion: replacing control with predication	
CIS 371 (Roth/Martin): Superscalar Pipelines	25