



## This Unit: (Scalar In-Order) Pipelining







CIS371 (Roth/Martin): Pipelining

Clock Period and CPI

- Single-cycle datapath
  - + Low CPI: 1
  - Long clock period: to accommodate slowest insn

#### insn0.fetch, dec, exec

- Multi-cycle datapath
  - + Short clock period
  - High CPI

insn0.fetch insn0.dec insn0.exec

insn1.fetch insn1.dec insn1.exec

insn1.fetch, dec, exec

5

- Can we have both low CPI and short clock period?
  - No good way to make a single insn go faster
  - + Insn latency doesn't matter anyway ... insn throughput matters
  - Key: exploit inter-insn parallelism

CIS371 (Roth/Martin): Pipelining

## Multi-Cycle Datapath Performance



Pipelining

	Improves insp throughput rather than insp latency
	Exploits parallelism at insn-stage level to do so
	Begin with multi-cycle design
	insn0.fetch insn0.dec insn0.exec
	insn1.fetch insn1.dec insn1.exec
	When insn advances from stage 1 to 2, next insn enters stage 1
	insn0.fetch insn0.dec insn0.exec
	insn1.fetch insn1.dec insn1.exec
	Individual insns take same number of stages
	+ But insns enter and leave at a much faster rate
	• Breaks "fetch/execute" Von Neumann (VN) loop but maintains illusion
,	Automotive assembly line analogy





• Latches (pipeline registers): PC, F/D, D/X, X/M, M/W

11

## 5 Stage Pipelined Datapath



## Some More Terminology

- Scalar pipeline: one insn per stage per cycle
  - Alternative: "superscalar" (later)
- In-order pipeline: insns enter execute stage in VN order
  - Alternative: "out-of-order" (maybe later)
- Pipeline depth: number of pipeline stages
  - Nothing magical about five
  - Trend has been to deeper pipelines





## Pipeline Example: Cycle 2









## Pipeline Example: Cycle 6



# Pipeline Diagram

- **Pipeline diagram**: shorthand for what we just saw
  - Across: cycles
  - Down: insns
  - Convention: X means 1w \$4,0(\$5) finishes execute stage and writes into X/M latch at end of cycle 4

		1	Z	3	4	5	6	/	8	9	
	add \$3,\$2,\$1	F	D	X	М	W					
	lw \$4,0(\$5)		F	D	X	М	W				
	sw \$6,4(\$7)			F	D	Х	М	W			
371	(Roth/Martin): Pipelining										20

## What About Pipelined Control?

- Should it be like single-cycle control?
  - But individual insn signals must be staged
- Should it be like multi-cycle control?
  - But all stages are simultaneously active
- How many different controllers are we going to need?
  - One for each insn in pipeline?
- Solution: use simple single-cycle control, but pipeline it
  - Single controller

CIS371 (Roth/Martin): Pipelining		21

## Example Pipeline Perf. Calculation

Single-cycle	
<ul> <li>Clock period = 50ns, CPI = 1</li> </ul>	
• Performance = 50ns/insn	
Multi-cycle	
• Branch: 20% (3 cycles), load: 20% (5 cycles), ALU: 60% (4 c	cycles)
<ul> <li>Clock period = 11ns, CPI = (0.2*3+0.2*5+0.6*4) = 4</li> </ul>	
<ul> <li>Why is clock period 11ns and not 10ns?</li> </ul>	
• Performance = 44ns/insn	
Pipelined	
<ul> <li>Clock period = 12ns</li> </ul>	
<ul> <li>CPI = 1.5 (on average insn completes every 1.5 cycles)</li> </ul>	
• Performance = <b>18ns/insn</b>	
CIS371 (Roth/Martin): Pipelining	23

# **Pipelined Control**



# Q1: Why Is Pipeline Clock Period ...

<ul> <li> &gt; delay thru datapath / number of pipeline stages?</li> </ul>	
<ul> <li>Latches (FFs) add delay</li> <li>Pipeline stages have different delays, clock period is max delay</li> </ul>	
Both factors have implications for ideal number pipeline stages	

# Q2: Why Is Pipeline CPI...

> 1?	
CP1 for scalar in-order pipeline is 1 + stall pen     Stalls used to receive bazards	laities
Stalls used to resolve flazards	ion
Grally artificial nineline delay introduced to	iun restore V/N illusion
• Stan: artificial pipeline delay introduced to	restore viv illusion
Calculating pipeline CPI	
Frequency of stall * stall cycles	
<ul> <li>Penalties add (stalls generally don't overlap in i</li> </ul>	n-order pipelines)
• 1 + stall-freq <sub>1</sub> *stall-cyc <sub>1</sub> + stall-freq <sub>2</sub> *stall-cyc <sub>2</sub>	+
Correctness/performance/MCCF	
• Long penalties OK if they happen rarely, e.g., 1	. + 0.01 * 10 = 1.1
<ul> <li>Stalls also have implications for ideal number of</li> </ul>	f pipeline stages
(S371 (Roth/Martin): Pipelining	25

### Dependences and Hazards

• <b>Dependence</b> : relationship between two inshs
<ul> <li>Data: two insns use same storage location</li> </ul>
<ul> <li>Control: one insn affects whether another executes at all</li> <li>Not a bad thing, programs would be boring without them</li> <li>Enforced by making older insn go before younger one</li> <li>Happens naturally in single-/multi-cycle designs</li> <li>But not in a pipeline</li> </ul>
• Hazard: dependence & possibility of wrong insn order
Effects of wrong insp order cannot be externally visible
<ul> <li>Stall: for order by keeping younger insn in same stage</li> <li>Hazards are a bad thing: stalls reduce performance</li> </ul>
CIS371 (Roth/Martin): Pipelining 26



# Structural Hazards

#### Structural hazards

- Two insns trying to use same circuit at same time
  - E.g., structural hazard on regfile write port

#### • To fix structural hazards: proper ISA/pipeline design

- Each insn uses every structure exactly once
- For at most one cycle
- Always at same stage relative to F (fetch)

# Tolerate structure hazards Add stall logic to stall pipeline when hazards occur

28



- But it wasn't a real program
- Real programs have data dependences
  - They pass values via registers and memory

CIS371 (Roth/Martin): Pipelining	29



- Independent operations

   add \$3,\$2,\$1
   add \$6,\$5,\$4

   Would this program execute correctly on a pipeline?
- add <mark>\$3</mark>,\$2,\$1 add \$6,\$5,<mark>\$3</mark>
- What about this program?

add <mark>\$3</mark> ,\$2,\$1								
1w \$4,0(\$3)								
addi \$6,1, <del>\$3</del> sw <b>\$3</b> ,0(\$7)								
CIS371 (Roth/Martin): Pipelining						30	)	





## Fixing Register Data Hazards

Can only read register value 3 cycles after writing it
Option #1: make sure programs don't do it
Compiler puts two independent insns between write/read insn pair
• If they aren't there already
<ul> <li>Independent means: "do not interfere with register in question"</li> <li>Do not write it: otherwise meaning of program changes</li> </ul>
<ul> <li>Do not read it: otherwise create new data hazard</li> </ul>
• Code scheduling: compiler moves around existing insns to do this
• If none can be found, must use <b>nops</b> (no-operation)
This is called <b>software interlocks</b>
MIPS: Microprocessor w/out Interlocking Pipeline Stages
CIS371 (Roth/Martin): Pipelining 33

## Software Interlock Performance

Same deal	
• Branch: 20%, load: 20%, store: 10%, other: 50%	
Software interlocks	
<ul> <li>20% of insns require insertion of 1 nop</li> </ul>	
• 5% of insns require insertion of 2 nops	
CPI is still 1 technically	
But now there are more insns	
#insns = 1 + 0.20*1 + 0.05*2 = 1.3	
<ul> <li>- 30% more insns (30% slowdown) due to data hazards</li> </ul>	
CIS371 (Roth/Martin): Pipelining 35	

## Software Interlock Example

add <mark>\$3</mark> ,\$2,\$1
nop
nop
Lw \$4,0( <mark>\$3</mark> )
sw \$7,0( <mark>\$3</mark> )
add \$6,\$2,\$8
addi <mark>\$3</mark> ,\$5,4

34

- Can any of last three insns be scheduled between first two
  - sw \$7,0(\$3)? No, creates hazard with add \$3,\$2,\$1
  - add \$6,\$2,\$8? OK
  - addi \$3,\$5,4? No, 1w would read \$3 from it
  - Still need one more insn, use nop add \$3,\$2,\$1 add \$6,\$2,\$8 nop
  - lw \$4,0(\$3) sw \$7,0(\$3) addi <mark>\$3</mark>,\$5,4

```
CIS371 (Roth/Martin): Pipelining
```

## Hardware Interlocks

• V • V	<ul> <li>Vhere does 3 in "read register 3 cycles after writing" come from?</li> <li>From structure (depth) of pipeline</li> <li>What if next MIPS version uses a 7 stage pipeline?</li> </ul>
	Programs compiled assuming 5 stage pipeline will break
A be	etter (more compatible) way: hardware interlocks
• P	Processor detects data hazards and fixes them
• T	wo aspects to this
	Detecting hazards
	Fixing hazards



register names of older insns in pipeline Hazard = (F/D.IR.RS1 == D/X.IR.RD) || (F/D.IR.RS2 == D/X.IR.RD) || (F/D.IR.RS1 == X/M.IR.RD) || (F/D.IR.RS2 == X/M.IR.RD)

37

CIS37	1 (Roth	n/Martir	ı): F	Pipeli	ning				

## **Fixing Data Hazards**









## Hardware Interlock Example: cycle 3



## **Pipeline Control Terminology**

- Hardware interlock maneuver is called **stall** or **bubble**
- Mechanism is called stall logic
- Part of more general **pipeline control** mechanism
  - Controls advancement of insns through pipeline
- Distinguish from pipelined datapath control
  - Controls datapath at each stage
  - Pipeline control controls advancement of datapath control

43

# Pipeline Diagram with Data Hazards

- Data hazard stall indicated with d\*
  - Stall propagates to younger insns

	1	2	3	4	5	6	7	8	9
add <mark>\$3</mark> ,\$2,\$1	F	D	X	М	W				
lw \$4,0( <mark>\$3</mark> )		F	d*	d*	D	Х	М	W	
sw \$6,4(\$7)					F	D	Х	М	W

• This is not good (why?)

	1	2	3	4	5	6	/	8	9
add <mark>\$3</mark> ,\$2,\$1	F	D	X	М	W				
lw \$4,0( <mark>\$3</mark> )		F	d*	d*	D	Х	М	W	
sw \$6,4(\$7)			F	р	X	м	W		

## Hardware Interlock Performance

Same deal	
• Branch: 20%, load: 20%, store: 10%, other: 50%	
Hardware interlocks: same as software interlocks	
<ul> <li>20% of insns require 1 cycle stall (I.e., insertion of 1 nop)</li> </ul>	
• 5% of insns require 2 cycle stall (I.e., insertion of 2 nops)	
• CPI = 1 * 0.20*1 + 0.05*2 = <b>1.3</b>	
<ul> <li>So, either CPI stays at 1 and #insns increases 30% (software)</li> </ul>	
<ul> <li>Or, #insns stays at 1 (relative) and CPI increases 30% (hardware)</li> </ul>	
Same difference	
Anyway, we can do better	
CIS371 (Roth/Martin): Pipelining 45	



#### • Bypassing

- Reading a value from an intermediate ( $\mu$ architectural) source

47

- Not waiting until it is available from primary source
- Here, we are bypassing the register file
- Also called forwarding

## Observe











## Bypass and Stall Logic

- Two separate things
  - Stall logic controls pipeline registers
  - Bypass logic controls MUXs
- But complementary
  - For a given data hazard: if can't bypass, must stall
- Slide #43 shows full bypassing: all bypasses possible
  - Is stall logic still necessary?

CIS371 (Roth/Martin): Pipelining



## Pipeline Diagram With Bypassing

	1	2	3	4	5	6	7	8	9
add \$3,\$2,\$1	F	D	Х	М	W				
lw <mark>\$4</mark> ,4(\$3)		F	D	¥х	М	W			
addi \$6, <mark>\$4</mark> ,1			F	d*	D	X	М	W	

• Use compiler scheduling to reduce load-use stall frequency

• Like software interlocks, but for performance not correctness

add \$3,\$2,\$1	F	D	Х	М	W				
lw \$4,4(\$3)		F	D	X	М	W			
sub \$8,\$3,\$1			F	D	X	М	W		
addi \$6, <mark>\$4</mark> ,1				F	D	X	М	w	













## Pipeline Diagram with Multiplier

	1	2	3	4	5	6	7	8	9
mul <b>\$4</b> ,\$3,\$5	F	D	P0	P1	P2	P3	W		
addi \$6, <mark>\$4</mark> ,1		F	d*	d*	d*	D	Х	М	W

This is the situation that slide #58 logic tries to avoid
Two instructions trying to write regfile in same cycle

	1		1		1				{
	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	P3	W		
addi \$6,\$1,1		F	D	Х	М	W			
add \$5,\$6,\$10			F	D	Х	М	W		

CIS371 (Roth/Martin): Pipelining

## More Multiplier Nasties

- This is the situation on slide #59 tries to avoid
  - Mis-ordered writes to the same register
  - Software thinks add gets \$4 from addi, actually gets it from mul

	1	2	3	4	5	6	7	8	9
mul <mark>\$4</mark> ,\$3,\$5	F	D	P0	P1	P2	P3	W		
addi \$4,\$1,1		F	D	Х	М	W			
add \$10, <mark>\$4</mark> ,\$6					F	D	Х	М	W

- Common? Not for a 4-cycle multiply with 5-stage pipeline
  - More common with deeper pipelines

•	In	any	case,	must	be	correct	
---	----	-----	-------	------	----	---------	--

CIS371 (Roth/Martin): Pipelining	61



		1	2	3	4	5	6	7	8	9
- [-	mul <mark>\$4</mark> ,\$3,\$5	F	D	P0	P1	P2	P3	W		
	addi <mark>\$4</mark> ,\$1,1		F	d*	d*	D	Х	М	W	
- [-	add \$10, <mark>\$4</mark> ,\$6					F	D	Х	М	W



• Default: assume "not-taken" (at fetch, can't tell it's a branch)

63

→ PC → Insn Mem > > → →	
nop	nop

• Insns that will be written into F/D and D/X are wrong

F/D

- Flush them, i.e., replace them with nops
- + They haven't had written permanent state yet (regfile, DMem)

**Branch Recovery** 

## Branch Recovery Pipeline Diagram

		1	2	3	4	5	6	7	8	9
	addi \$3,\$0,1	F	D	Х	М	W				
	bnez \$3,targ		F	D	X	М	W			
	<del>sw \$6,4(\$7)</del>			F	D	ł				
targ:	addi \$8,\$7,1				F	-				
targ:	addi \$8,\$7,1					F	D	Х	М	W

- Convention: don't fill in flushed insns
- Taken branch penalty is 2 cycles

	addi \$3,\$0,1	F	D	Х	М	W					
	bnez \$3,targ	_	F	D	Χ.	м	w				
arg:	addi \$8,\$7,1					F	D	Х	М	W	



## **Branch Performance**

Back of the envelope calculation	
• Branch: 20%, load: 20%, store: 10%, other: 50%	
<ul> <li>75% of branches are taken</li> </ul>	
• Why not 50%/50%? Loop back edges	
• CPI = 1 + 20% * 75% * 2 =	
1 + <b>0.20*0.75*2</b> = 1.3	
- Branches cause 30% slowdown	
• Even worse with deeper pipelines	
<ul> <li>How do we reduce this penalty?</li> </ul>	
CIS371 (Roth/Martin): Pipelining	66

Fast Branch Performance
• Assume: Branch: 20%, 75% of branches are taken
• CPI = 1 + 20% * 75% * <b>1</b> = 1 + <b>0.20*0.75*1</b> = <b>1.15</b>
<ul> <li>15% slowdown (better than the 30% from before)</li> </ul>
But wait, fast branches assume only simple comparisons
Fine for P37X & MIPS
<ul> <li>But not fine for ISAs with "branch if \$1 &gt; \$2" operations</li> </ul>
• In such cases, say 25% of branches require an extra insn
• CPI = 1 + (20% * 75% * 1) + 20%*25%*1(extra insn) = <b>1.2</b>
Example of ISA and micro-architecture interaction
Type of branch instructions.
What about condition codes?
CIS371 (Roth/Martin): Pipelining 68

67

## More Generally: Speculative Execution

- Speculation: "risky transactions on chance of profit"
- Speculative execution
  - · Execute before all parameters known with certainty
  - Correct speculation
    - + Avoid stall, improve performance
  - Incorrect speculation (mis-speculation)
    - Must abort/flush/squash incorrect insns
    - Must undo incorrect changes (recover pre-speculation state)
  - The "game": [%<sub>correct</sub> \* gain] [(1–%<sub>correct</sub>) \* penalty]
- **Control speculation**: speculation aimed at control hazards
  - Unknown parameter: are these the correct insns to execute next?

CIS371 (Roth/Martin): Pipelining					69

# Control Speculation Mechanics

Guess branch target, start fetching at guessed position

Doing nothing is implicitly guessing target is PC+4
Can actively guess other targets: dynamic branch prediction

Execute branch to verify (check) guess

Correct speculation? keep going
Mis-speculation? Flush mis-speculated insns

Hopefully haven't modified permanent state (Regfile, DMem)
Happens naturally in in-order 5-stage pipeline

\*Game" for in-order 5 stage pipeline

%<sub>correct</sub> = ?
Gain = 2 cycles
Penalty = 0 cycles → mis-speculation no worse than stalling



# Simple Branch Target Buffer (BTB)

Big idea: learn from past, predict the future

Record the past in a hardware structure

Branch target buffer (BTB): simplest branch predictor

"guess" the future PC based on base behavior
"Last time the instruction at address X was followed by address Y"

"So, in the future, if address X is fetched, fetch address Y next"

Operation

A small RAM (like a regfile): address = PC, data = target-PC
Access at Fetch *in parallel* with instruction memory

predicted-target = BTB[PC]

Updated at X whenever target != predicted-target

BTB[PC] = target

## Branch Target Buffer (continued)

- At Fetch, how does insn know that it's a branch & should read BTB?
  - Answer: it doesn't have to
    - All insns read BTB
    - If insn isn't a branch entry is PC+4
- BTB can't hold all PCs...
  - ...what if 2 PCs alias (map to same slot)?
  - Answer: doesn't matter
    - Why? BTB contents only used as a guess, can be wrong
- Which PC bits should be used to index BTB?

CIS371 (Roth/Martin):	Pipelining							73

Why Does a BTB Work?

<ul> <li>Because most control insns use direct targets</li> </ul>
<ul> <li>Target encoded in insn itself → same target every time</li> </ul>
What about indirect targets?
• Target held in a register $\rightarrow$ can be different each time
<ul> <li>Indirect conditional jumps are not widely supported</li> </ul>
Two indirect call idioms
+ Dynamically linked functions (DLLs): target always the same
<ul> <li>Dynamically dispatched (virtual) functions: hard but uncommon</li> </ul>
<ul> <li>Also two indirect unconditional jump idioms</li> </ul>
Switches: hard but uncommon
<ul> <li>Function returns: hard and common but</li> </ul>
CIS371 (Roth/Martin): Pipelining 75





## Branch (Direction) Prediction

٠	BTB uses implicit branch direction prediction
	<ul> <li>BTB[PC].tag == PC &amp; BTB[PC].target != PC+4 → "taken" (T)</li> </ul>
	<ul> <li>BTB[PC].tag == PC &amp; BTB[PC].target == PC+4 → "not-taken" (N)</li> <li>Implied policy: predict last taken/non-taken</li> <li>+ Surprisingly effective: captures loop idiom (~75%)</li> <li>- Pathological in several ways: can do much better (~95%)</li> </ul>
•	<ul> <li>Branch history table (BHT): explicit direction predictor</li> <li>RAM, address = PC, data = N/T (0/1), typically untagged</li> <li>Many more entries than BTB</li> </ul>
	<ul> <li>Individual conditional branches often unbiased or weakly biased</li> <li>90%+ one way or the other considered "biased"</li> <li>Advanced algorithms use inter-branch correlation, tournaments, etc</li> <li>Still actively researched</li> </ul>
CIS	S371 (Roth/Martin): Pipelining 77

## Two-Bit Saturating Counters (2bc)

					wice			CIIC	ingi	ig it	5 111	inu
State/prediction	N*	n*	t	<b>T</b> *	t	Т	Т	<b>T</b> *	t	Т	Т	Т*
Outcome	Т	Т	Т	N	Т	Т	Т	Ν	Т	Т	Т	N
	noth		уор у (м	/hich	is r	n (it	ontr	ived	bv	the	พลง	0

## Branch History Table (BHT)

- Branch history table (BHT): simplest direction predictor
  - PC indexes table of bits (0 = N, 1 = T), no tags
  - Essentially: branch will go same way it went last time
  - Problem: consider **inner loop branch** below (\* = mis-prediction)

State/prediction	<b>N</b> *	Т	Т	<b>T</b> *	<b>N</b> *	Т	Т	<b>T</b> *	<b>N</b> *	Т	Т	<b>T</b> *
Dutcome	Т	Т	Т	N	Т	Т	Τ´	N	Т	Т	Т	Ν
– Two "buil	t-in" ı	mis-	prec	dictio	ons p	ber i	nner	loo	p ite	ratio	on	

C	Correlated	Predictor
•	Correlated	(two-level) predictor [Patt]
	<ul> <li>Exploits obs</li> </ul>	ervation that branch outcomes are correlated

Maintains separate prediction per (PC, BHR)

• Branch history register (BHR): recent branch outcomes

- Simple working example: assume program has one branch
  - BHT: one 1-bit DIRP entry
  - BHT+2BHR: 2<sup>2</sup> = 4 1-bit DIRP entries

State/prediction	BHR=NN	N*	Т	Т	Т	Т	Т	Т	T	Т	T	Т	T
"active pattern"	attern" BHR=NT		<b>N</b> *	Т	Т	Т	Т	Т	Т	Т	Т	Т	Т
	BHR=TN	Ν	Ν	Ν	Ν	N*	Т	Т	Т	Т	Т	Т	Т
	BHR=TT	Ν	Ν	<b>N</b> *	<b>T</b> *	Ν	Ν	<b>N</b> *	<b>T</b> *	Ν	Ν	N*	<b>T</b> *
Outcome	NN	Т	Т	Т	Ν	Т	Т	Т	Ν	Т	Т	Т	Ν

- We didn't make anything better, what's the problem?

CIS371 (Roth/Martin): Pipelining

## **Correlated Predictor**

- What happened?
  - BHR wasn't long enough to capture the pattern
  - Try again: BHT+**3BHR**: 2<sup>3</sup> = **8** 1-bit DIRP entries

State/prediction	BHR=NNN	N*	T	Т	Т	Т	Т	Т	T	Т	Т	Т	Т
	BHR=NNT	Ν	N*	Т	Т	Т	Т	Т	Т	Т	Т	Т	Т
	BHR=NTN	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν
"active pattern"	BHR=NTT	Ν	Ν	N*	Т	Т	Т	Т	Т	Т	Т	Т	Т
	BHR=TNN	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν
	BHR=TNT	Ν	Ν	Ν	Ν	Ν	<b>N</b> *	Т	Т	Т	Т	Т	Т
	BHR=TTN	Ν	Ν	Ν	Ν	<b>N</b> *	Т	Т	Т	Т	Т	Т	Т
	BHR=TTT	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν
Outcome	NNN	Т	Т	Т	Ν	Т	Т	Т	Ν	Т	Т	Т	Ν
+ No mis-	predictions	afte	r pre	edict	orle	arn	s all	the	rele	vant	. pat	tern	s

CIS371 (Roth/Martin): Pipelining

## Hybrid Predictor

- Hybrid (tournament) predictor [McFarling]
  - Attacks correlated predictor BHT utilization problem
  - Idea: combine two predictors
    - Simple BHT predicts history independent branches
    - Correlated predictor predicts only branches that need history

81

- Chooser assigns branches to one predictor or the other
- Branches start in simple BHT, move mis-prediction threshold
- + Correlated predictor can be made smaller, handles fewer branches
- + 90-95% accuracy



## **Correlated Predictor**

Design choice I: one global BHR or one per PC (local)?

Each one captures different kinds of patterns
Global is better, captures local patterns for tight loop branches

Design choice II: how many history bits (BHR size)?

Tricky one
Given unlimited resources, longer BHRs are better, but...
BHT utilization decreases

Many history patterns are never seen
Many branches are history independent (don't care)
PC xor BHR allows multiple PCs to dynamically share BHT
BHR length < log<sub>2</sub>(BHT size)

Predictor takes longer to train
Typical length: 8–12

# When to Perform Branch Prediction?

- During Fetch
  - Access BHT and BTB in parallel with instruction memory
  - Use BHT result to set next PC to either "PC+4" or "BTB[PC]"
  - + No penalty when correctly predicted
  - Need to determine which PCs are conditional branches
    - BTB and/or pre-decode bits mark cond. branches
- During Decode
  - Look at instruction opcode to determine branch instructions
  - Can calculate next PC from instruction (for PC-relative branches)
  - One cycle "mis-fetch" penalty even if branch predictor is correct
- Today's processors usually do some hybrid
  - Quick prediction at fetch, better prediction during decode

## **Branch Prediction Performance**

- Dynamic branch prediction
  - Simple BTB at fetch; branches predicted with 75% accuracy
    CPI = 1 + (20% \* 25% \* 2)= 1.1
    More advanced BTB/BHT predictor at fetch: 95% accuracy
  - More advanced BTB/BHT predictor at fetch: 95% accuracy • CPI = 1 + (20% \* 5% \* 2) = 1.02
  - BTB during Fetch, BHT during decode
    - 75% accuracy at fetch, 95% accuracy at decode
    - CPI = 1 + (20% \* 25% \* 1) + (20% \* 5% \* 1) = 1.06
- Branch mis-predictions still a big problem though
  - Pipelines are long: typical mis-prediction penalty is 10+ cycles
  - Pipelines have full bypassing: compiler schedules the rest
  - Pipelines are superscalar (later)

CI	S371	(Rot	h/M	artin)	: Pip	elini	ng									8	35

## **Pipelining And Exceptions**

<ul> <li>Pipelining makes exceptions nasty</li> </ul>	
5 insns in pipeline at once	
Exception happens, how do you know which insn ca	aused it?
• Exceptions propagate along pipeline in latches	
• Two exceptions happen, how do you know which o	ne to take first?
One belonging to oldest insn	
When handling exception, have to flush younger inst	sns
Piggy-back on branch mis-prediction machinery	to do this
What about multi-cycle operations?	
Just FYI	
CIS371 (Roth/Martin): Pipelining	86

## **Pipeline Depth**

- No magic about 5 stages, trend had been to deeper pipelines
  - 486: 5 stages (50+ gate delays / clock)
  - Pentium: 7 stages
  - Pentium II/III: 12 stages
  - Pentium 4: 22 stages (~10 gate delays / clock) "super-pipelining"
  - Core1/2: 14 stages
- Increasing pipeline depth
  - + Increases clock frequency (reduces period)
  - But decreases IPC (increases CPI)
  - Branch mis-prediction penalty becomes longer
  - Non-bypassed data hazard stalls become longer
  - At some point, CPI losses offset clock gains, question is when?
    1GHz Pentium 4 was slower than 800 MHz PentiumIII
  - What was the point? Customers buy frequency, not IPC\*frequency

87

## Summary

App App App	Basics of pipelining									
System software	<ul> <li>Pipeline diagrams</li> <li>Data bazards</li> </ul>									
Mem CPU I/O	<ul> <li>Software interlocks/code scheduling</li> <li>Hardware interlocks/stalling</li> <li>Bypassing</li> <li>Multi cycle operations</li> </ul>									
	Control hazards     Branch prediction									
CIS371 (Roth/Martin): Pipelini	ng 88									