CIS 371 Computer Organization and Design

Unit 2: Single-Cycle Datapath and Control	
Part 1 of 2: Digitial Logic Review	
CIS371 (Roth/Martin): Datapath and Control	1

P+H • Chapter 5

This Unit: Single-Cycle Datapaths



So You Have an ISA...





Two Types of Components



Building Blocks: Logic Gates



Boolean Functions and Truth Tables

Any Boolean function can be represented as a truth table
 Truth table: point-wise input → output mapping
 Function is disjunction of all rows in which O is 1
$A,B,C \rightarrow 0$
$0, 0, 0 \rightarrow 0$
$0,0,1 \rightarrow 0$
$0,1,0 \rightarrow 0$

Example above: O = AB'C + ABC' + ABC

 $\begin{array}{c} 0,1,1 \rightarrow 0\\ 1,0,0 \rightarrow 0 \end{array}$

 $1,0,1 \rightarrow 1$

 $1,1,0 \rightarrow 1$ $1,1,1 \rightarrow 1$

Truth Tables and PLAs

- Implement Boolean function by implementing its truth table
 - Takes two levels of logic
 - Assumes inputs and inverses of inputs are available (usually are)
 - First level: ANDs (product terms)
 - Second level: ORs (sums of product terms)
- PLA (programmable logic array)
 - Flexible circuit for doing this

CISS/I (Rour/Marun). Datapaur and Control	CIS371 (Roth/Mart	in): Datapath	and Control
---	-------------------	---------------	-------------

Boolean Algebra

- Boolean Algebra: rules for rewriting Boolean functions
 - Useful for simplifying Boolean functions
 - Simplifying = reducing gate count, reducing gate "levels"
 - Rules: similar to logic (0/1 = F/T)
 - **Identity**: A1 = A, A+0 = A
 - **0/1**: A0 = 0, A+1 = 1
 - **Inverses**: (A')' = A
 - Idempotency: AA = A, A+A = A
 - **Tautology**: AA' = 0, A+A' = 1
 - **Commutativity**: AB = BA, A+B = B+A
 - **Associativity**: A(BC) = (AB)C, A+(B+C) = (A+B)+C
 - **Distributivity**: A(B+C) = AB+AC, A+(BC) = (A+B)(A+C)
 - **DeMorgan's**: (AB)' = A'+B', (A+B)' = A'B'

11

9

PLA Example

PLA with 3 inputs, 2 outputs, and 4 product terms
 O0 = AB'C + ABC' + ABC
 A
 B
 C
 Permanent connections
 Programmable connections (unconnected)
 O0
 O1

Logic Minimization

Logic minimization

- Iterative application of rules to reduce function to simplest form
- There are tools for automatically doing this
- Example below: function from slide #8

O = AB'C + ABC' + ABC	
O = A(B'C + BC' + BC)	// distributivity
O = A(B'C + (BC' + BC))	// associativity
O = A(B'C + B(C'+C))	// distributivity (on B)
O = A(B'C + B1)	// tautology
O = A(B'C + B)	// 0/1
O = A((B'+B)(C+B))	// distributivity (on +B)
O = A(1(B+C))	// tautology
O = A(B+C)	// 0/1

Non-Arbitrary Boolean Functions

- PLAs implement Boolean functions point-wise
 - E.g., represent f(X) = X+5 as [0→5, 1→6, 2→7, 3→8, ...]
 - Mainly useful for "arbitrary" functions, no compact representation
- Many useful Boolean functions are not arbitrary
 - Have a compact representation
 - E.g., represent f(X) = X+5 as X+5
 - Examples
 - Decoder
 - Multiplexer
 - Adder: e.g., X+5 (or more generally, X+Y)

CIS371	(Roth/Martin):	Datapath	and	Contro
	· · · · · · · · · · · · · · · · · · ·			

```
13
```

Multiplexer (Mux)



• Example: 1-bit 4-to-1 mux

• Not shown: N-bit 4-to-1 mux = N 1-bit 4-to-1 muxes + 1 decoder



Decoder

• Decoder: converts binary integer to 1-hot repr	esentation
 Binary representation of 02^N-1: N bits 	
 1 hot representation of 02^N-1: 2^N bits 	
 J represented as Jth bit 1, all other bits 0 	
Example below: 2-to-4 decoder	
CIS371 (Roth/Martin): Datapath and Control	14

Adder



- Half adder: adds two 1-bit "integers", no carry-in
- Full adder: adds three 1-bit "integers", includes carry-in
- Ripple-carry adder: N chained full adders add 2 N-bit integers
- To subtract: negate B input, set bit 0 carry-in to 1



Datapath Storage Elements



19

- Three main types of storage elements
 - Singleton registers: PC
 - Register files: ISA registers
 - Memories: insn/data memory

CIS371 (Roth/Martin): Datapath and Control





Cross-Coupled Inverters (CCIs)

• Cross-coupled inverters (CCIs)

- Simplest storage element
- Most storage arrays (regfile, caches) implemented this way
- Where is the input and where is the output?
- Forget about this for a while





Timing Diagrams

- Voltage {0,1} diagrams for different nodes in system
 - "Digitally stylized": changes are vertical lines (instantaneous?)
 - Reality is analog, changes are continuous and smooth
- Timing diagram for a D latch



D Latch





D Flip-Flop

FF_{WE}: FF with Separate Write Enable



Synchronous Systems Import of the synchronous Systems Second and the synchronous systems Clock: global signal acts as write enable for all FFs Synchronous systems Clock: global signal acts as write enable for all FFs Syncially marked as triangle on FFs All FFs write together, values move forward in lock-step Simplifies design: design combinational blocks independently Aside: asynchronous systems Same thing, but ... no clock Values move forward using explicit handshaking Have many advantages, but difficult to design







Register File (Port) Implementation







Unified Memory Architecture



Another Useful Component: Memory
 Register file: M N-bit storage words Few words (< 256), many ports, dedicated read and write ports Logically static contents Synchronous
 Memory: M N-bit storage words, yet not a register file Many words (> 1024), few ports (1, 2), shared read/write ports Logically dynamic contents Leads to different implementation choices
CIS371 (Roth/Martin): Datapath and Control 34

Register File, Memory Implementations

- Real register files and memories not implemented with FFs
 - Much too inefficient
- · Actual implementations use grids of cross-coupled inverters (CCI) and circuit magic
 - A bit more on this when we talk about caches and main memory



Part 2 of 2: MIPS Datapath & Control

CIS371 (Roth/Martin): Datapath and Control

37



Datapath for MIPS ISA

add \$1,\$2,\$3	
addi \$1,2,\$3	
lw \$1,4(\$3)	
sw \$1,4(\$3)	
<pre>beq \$1,\$2,PC_relative_target</pre>	
j absolute_target	
syscall	
mfc0	
Why only these?	
Most other instructions are the same from datapath vie	ewpoint
• The one's that aren't are left for you to figure out	
CIS371 (Roth/Martin): Datapath and Control	38































Implementing Control



Control Implementation: Random Logic

- Real machines have 100+ insns 300+ control signals
 - 30,000+ control bits (~4KB)
 - Not huge, but hard to make faster than datapath (important!)
- Alternative: random logic (random = 'non-repeating')
 - Exploits the observation: many signals have few 1s or few 0s
 - Example: random logic control for 6-insn MIPS datapath



Control Implementation: ROM

- ROM (read only memory): like a RAM but unwritable
 - Bits in data words are control signals
 - Lines indexed by opcode
 - Example: ROM control for 6-insn MIPS datapath
 - X is "don't care"





Operating System Features

• Operating system (OS)

- Super-application (app) manages hardware for user-apps
- Isolates user-apps from hardware nastiness and each other
- Most ISAs provide support for operating systems (OSes)
 - Privileged mode: OS is privileged, user-app's are not
 - Privileged insns/data: only OS can execute/read/write
 - Traps/Syscalls: jump to preset address in OS, upgrade privilege
 - User-app invokes when it wants something privileged done
 - Return from trap: return to user-app, downgrade privilege
 - Exceptions: jump to preset address in OS, upgrade privilege
 - Happens automatically when user-app does something illegal
 - Executes privileged insn, writes privileged address, /0, overflow
 - Interrupts: jumps to preset address in OS, upgrades privilege

 Happens automatically on some external event (e.g., timer) 57

CIS371 (Roth/Martin): Datapath and Control

Single-Cycle Datapath Performance



58

CIS371 (Roth/Martin): Datapath and Control



Summary

