

CSE 371

Computer Organization and Design

Unit	1: Instruction Set	: Architectures	
CIS 371 (Roth/Martin): Instru	ction Set Architectures		1



Instruction Set Architecture (ISA)



What Is An ISA?

ISA (instruction set architecture) A well-defined hardware/software interface The "contract" between software and hardware Functional definition of operations, modes, and storage locations supported by hardware Precise description of how to invoke, and access them Not in the "contract" How operations are implemented Which operations are fast and which are slow and when Which operations take more power and which take less Instruction → Insn 'Instruction' is too long to write in slides

A Language Analogy for ISAs

- Communication
 - Person-to-person \rightarrow software-to-hardware
- Similar structure
 - Narrative \rightarrow program
 - Sentence \rightarrow insn
 - Verb \rightarrow operation (add, multiply, load, branch)
 - Noun \rightarrow data item (immediate, register value, memory value)
 - Adjective \rightarrow addressing mode
- Many different languages, many different ISAs
 - Similar basic structure, details differ (sometimes greatly)
- Key differences between languages and ISAs
 - Languages evolve organically, many ambiguities, inconsistencies
 - ISAs are explicitly engineered and extended, unambiguous

CIS 371 (Roth/Martin): Instruction Set Architectures

LC3

- LC3 highlights
 - 1 datatype: 16-bit 2C integer
 - Addressible of memory locations: 16 bits
 - Instructions are 16 bits
 - 3 arithmetic operations: add, and, not
 - Build everything else from these
 - 8 registers, load-store model, three addressing modes
 - Condition codes for branches
 - Support for traps and interrupts

• Why is LC3 this way? (and not some other way?)

• What are some other options?

CIS 371 (Roth/Martin): Instruction Set Architectures

The Sequential Model

Ļ	Basic structure of all modern ISAs
Fetch Decode Read Inputs	 Processor logically executes loop at left Atomically: insn X finishes before insn X+1 starts
Execute Write Output Next Insn	 Program order: total order on dynamic insns Order and named storage define computation Value flows from insn X to Y via storage A iff A=X's output, X=Y's input, Y after X in program order No interceding insn Z where A=Z's output
	 Convenient feature: program counter (PC) Insn itself at memory[PC] Next PC is PC++ unless insn says otherwise

P37X

5

•	Similar to LC3 in some ways (but better)	
•	Similarities	
	16-bit data types	
	16-bit instructions, four-bit opcode	
	Similar TRAPs and devices	
•	Differences	
	More ALU ops: Add, Sub, Mul, Or, Not, And, Xor, Shift Left/Right	
	No LDI, STI (indirect load/stores)	
	No condition codes	
•	Designed for CIS372	
	PennSim supports this with a command-line mode switch	

Some Other ISAs

LC3 & P37X has the basic features of a real-world ISA	
± Lacks a good bit of realism	
Only 16-bit	
Not byte addressable	
Fewer arithmetic insns (more for LC3 than P37X)	
Little support for system software, none for multiprocessing	
Two real world ISAs	
Intel x86 (IA32): a CISC ISA	
 MIPS: a "real world" RISC ISA (also used in book) 	
• P37X: ISA used in 372	
A more RISC'y LC3	
What is this RISC/CISC thing?	
CIS 371 (Roth/Martin): Instruction Set Architectures	9

Insns/Program: Compiler Optimizations

Compilers do two things	
 Translate HLLs to assembly functionally Deterministic and fast compile time (gcc -00) "Canonical": not an active research area CIS 341 	
 "Optimize" generated assembly code "Optimize"? Hard to prove optimality in a complex system In systems: "optimize" means improve hopefully Involved and relatively slow compile time (gcc -04) Some aspects: reverse-engineer programmer intention Not "canonical": being actively researched CIS 570 	
CIS 371 (Roth/Martin): Instruction Set Architectures	11

What Is A Good ISA? Lends itself to high-performance implementations Every ISA can be implemented Not every ISA can be implemented well Background: CPU performance equation Execution time: seconds/program Convenient to factor into three pieces (insns/program) * (cycles/insn) * (seconds/cycle) Insns/program: dynamic insns executed Seconds/cycle: clock period Cycles/insn (CPI): hmmm... For high performance all three factors should be low

Compiler Optimizations

 Primarily reduce insn count Eliminate redundant computation, keep more things in registers + Registers are faster, fewer loads/stores An ISA can make this difficult by having too few registers
 But also Reduce branches and jumps (later) Reduce cache misses (later) Reduce dependences between nearby insns (later) An ISA can make this difficult by having implicit dependences
 How effective are these? + Can give 4X performance over unoptimized code - Collective wisdom of 40 years ("Proebsting's Law"): 4% per year Funny but shouldn't leave 4X performance on the table
CIS 371 (Roth/Martin): Instruction Set Architectures 12

Seconds/Cycle and Cycle/Insn: Hmmm...

- For single-cycle datapath
 - Cycle/insn: 1 by definition
 - Seconds/cycle: proportional to "complexity of datapath"
 - ISA can make seconds/cycle high by requiring a complex datapath



RISC/CISC

 RISC (Reduced Instruction Set Computer) IS Minimalist approach to an ISA: simple insns only Low "cycles/insn" and "seconds/cycle" Higher "insn/program", but hopefully not as much 	5AS
Rely on compiler optimizations	
 CISC (Complex Instruction Set Computing) I A more heavyweight approach: both simple and complex in the simplex in	
+ Low "insns/program"	
 Higher "cycles/insn" and "seconds/cycle" 	
• We have the technology to get around this pro	blem
• More detail and context later	
IS 371 (Roth/Martin): Instruction Set Architectures	15

Foreshadowing: Pipelining


- Sequential model: insn X finishes before insn X+1 starts
 - An illusion designed to keep programmers sane
- Pipelining: important performance technique
 - Hardware overlaps "processing iterations" for insns
 - Variable insn length/format makes pipelining difficult
 - Complex datapaths also make pipelining difficult (or clock slow)
 - More about this later

Insn0	Insn1	Insn2	Insn3	Insn4	Insn5
Fetch					
Decode	Fetch				
Read Inputs	Decode	Fetch			time
Execute	Read Inputs	Decode	Fetch		
Write Output	Execute	Read Inputs	Decode	Fetch	
Next Insn	Write Output	Execute	Read Inputs	Decode	Fetch
CIS 371 (Roth/I	Martin): Instructio	n Set Architectur	es		14

ISA Basics

Aspects of ISAs	
VonNeumann model	
Data types and operations	
Operand model	
Control	
Encoding	
Operating system supportMultiprocessing support	
• Examples	
• LC3 (P37X)	
MIPS	
• x86	
CIS 371 (Roth/Martin): Instruction Set Architectures	16

Operations and Datatypes



LC3/MIPS/x86 Operations and Datatypes

• LC3	
 16-bit integer: add, a 	and, not
 P37X also has sub, m 	nul, or, xor, shifts
No floating-point	
MIPS	
• 32(64) bit integer: a	dd, sub, mul, div, shift, rotate, and, or, not, xor
• 32(64) bit floating-po	
• x86	
	dd, sub, mul, div, shift, rotate, and, or, not, xor add, sub, mul, div, sqrt
 64-bit packed integer 	r (MMX): padd, pmul
 64(128)-bit packed f 	loating-point (SSE/2): padd, pmul
DCDIII (mat waally ye	ed obviously)
 BCD!!! (not really use 	

Where Does Data Live?

	• Memory
Fetch Decode Read Inputs	 Fundamental storage space Processor w/o memory = table w/o chairs
Execute Write Output Next Insn	 Registers Faster than memory, quite handy Most processors have these too
	 Immediates Values spelled out as bits in insns Input only
CIS 371 (Roth	/Martin): Instruction Set Architectures

19

How Many Registers?

•	Registers faster than memory, have as many as possible?No
•	One reason registers are faster: there are fewer of them • Small is fast (hardware truism)
•	Another: they are directly addressed (no address calc)
	 More of them, means larger specifiers
	 Fewer registers per insn or indirect addressing
•	Not everything can be put in registers
	Structures, arrays, anything pointed-to
	Compilers are getting better at putting more things in
	More registers means more saving/restoring

LC3/MIPS/x86 Registers

 LC3/P37X 8 16-bit integer registers No floating-point registers 	
 MIPS 32 32-bit integer registers (\$0 hardwired to 0) 32 32-bit floating-point registers (or 16 64-bit registers))
 x86 8 8/16/32-bit integer registers (not general purpose) No floating-point registers! 	
 64-bit x86 (EM64T) 16 64-bit integer registers 16 128-bit floating-point registers 	
CIS 371 (Roth/Martin): Instruction Set Architectures	21

How Much Memory?

 What does "64-bit" in 64-bit ISA mean? Each program can address (i.e., use) 2⁶⁴ bytes 64 is the virtual address (VA) size Alternative (wrong) definition: width of arithmetic oper 	ations
 Most critical, inescapable ISA design decision Too small? Limits the lifetime of ISA May require nasty hacks to overcome (e.g., x86 segments) 	gments)
All ISAs moving to 64 bits (if not already there)	
CIS 371 (Roth/Martin): Instruction Set Architectures	22

LC3/MIPS/x86 Memory Size

 LC3/P37X 16-bit (2¹⁶ 16-bit words) 	
• MIPS	
• 32-bit	
• 64-bit	
• x86	
• 8086: 16-bit	
• 80286: 24-bit	
• 80386: 32-bit	
AMD Opteron/Athlon64, Intel's newer Pentium	14, Core 2: 64-bit
CIS 371 (Roth/Martin): Instruction Set Architectures	23

How Are Memory Locations Specified?

 Registers are specified directly Register names are short, can be encoded in ins Some insns implicitly read/write certain registers 	
 How are addresses specified? Addresses are as big or bigger than insns Addressing mode: how are insn bits converted Think about: what high-level idiom addressing mode 	
CIS 371 (Roth/Martin): Instruction Set Architectures	24

LC3/MIPS/x86 Addressing Modes

• LC3	
Displacement: R1+offset (6-bit)	
 PC-displacement: PC+offset (9-bit) 	
 Memory-indirect/PC-displacement: mem[[PC] – Nasty, requires accessing memory twice, P37X 	
MIPS	
 Displacement: R1+offset (16-bit) Experiments showed this covered 80% of accession 	sses on VAX
x86 (MOV instructions)	
 Absolute: zero + offset (8/16/32-bit) Register indirect: R1 Indexed: R1+R2 	
 Displacement: R1+offset (8/16/32-bit) 	
• Scaled: R1 + (R2*Scale) + offset(8/16/32-bit)	Scale = 1, 2, 4, 8
CIS 371 (Roth/Martin): Instruction Set Architectures	25

How Do Values Get From/To Memory?

 How do values move from/to memory (primary storage) 	Metric I: s
 to/from registers/accumulator/stack? 	Want: m
 Assume displacement addressing for these examples 	
	Metric II:
Registers: load/store	Want: as
load r1, 8(r2) means [R1] = mem[[R2] + 8]	
<pre>store r1, 8(r2) means mem[[R2] + 8] = [R1]</pre>	Metric III:
Accumulator: load/store	• Want: sh
load $8(r2)$ means ACC = mem[[R2] + 8]	
store $8(r2)$ means mem[[R2] + 8] = ACC	CDI and d
• Stack : push/pop	CPI and da
push 8(r2) means STK[TOS++]= mem[[R2] + 8]	In most
pop 8(r2) means mem[[R2] + 8] = STK[TOS]	
CIS 371 (Roth/Martin): Instruction Set Architectures 27	CIS 371 (Roth/Martin)

How Many Explicit Operands / ALU Insn?

 Operand model: how many explicit operands / ALU insn? 3: general-purpose add R1,R2,R3 means [R1] = [R2] + [R3] (MIPS uses this) 	
 2: multiple explicit accumulators (output doubles as input) add R1,R2 means [R1] = [R1] + [R2] (x86 uses this) 	
 1: one implicit accumulator add R1 means ACC = ACC + [R1] 	
 0: hardware stack (like Java bytecodes) add means STK[TOS++] = STK[TOS] + STK[TOS] 	
 4+: useful only in special situations 	
 Examples show register operands 	
But operands can be memory addresses, or mixed register/memory	
ISAs with register-only ALU insns are "load-store" CIS 371 (Roth/Martin): Instruction Set Architectures 26	

Operand Model Pros and Cons

Metric I: static code size	
Want: many Implicit operands (stack), high level insn:	S
Metric II: data memory traffic	
 Want: as many long-lived operands in on-chip storage 	e (load-store)
Metric III: CPI	
Want: short latencies, little variability (load-store)	
 CPI and data memory traffic more important the In most niches 	ese days
CIS 371 (Roth/Martin): Instruction Set Architectures	28

LC3/MIPS/x86 Operand Models

Totogov 9 populator registere	
Integer: 8 accumulator registers	
Floating-point: none	
MIPS	
Integer/floating-point: 32 general-purpose reg	gisters, load-store
x86	
 Integer (8 registers) reg-reg, reg-mem, mem- 	-reg, but no mem-mem
• Floating point: stack (why x86 floating-point s	sucked for years)
• Note: integer push, pop for managing softwa	
Note: also reg-mem and mem-mem string fur	
x86-64	
Integer/floating-point: 16 registers	
IS 371 (Roth/Martin): Instruction Set Architectures	29

Control Transfers

Fetch		
	Branches and jumps can change that	
Read Inputs Execute Vrite Output	 Otherwise dynamic program == static program Not useful 	
Next Insn	• Computing targets: where to jump to	
	For all branches and jumps	
	 Testing conditions: whether to jump at a 	all
	For (conditional) branches only	

Control Transfers I: Computing Targets

The issues	Compare and branch
 How far (statically) do you need to jump? 	branch-less-than F
Not far within procedure, further from one procedure to another	+ Simple
Do you need to jump to a different place each time?	 Two ALUs: one for condit
PC-relative	 Extra latency
Position-independent within procedure	 Implicit condition cod
 Used for branches and jumps within a procedure 	subtract R2,R1,10
	branch-neg target
Absolute	+ Condition codes set "for f
Position independent outside procedure	 Implicit dependence is trie
Used for procedure calls	 Conditions in regs, se
Indirect (target found in register)	set-less-than R2,F
Needed for jumping to dynamic targets	branch-not-equal-z
• Used for returns , dynamic procedure calls, switch statements	 Additional insns
······································	+ one ALU per insn, explicit
CIS 371 (Roth/Martin): Instruction Set Architectures 31	CIS 371 (Roth/Martin): Instruction Set Archite

Control Transfers II: Testing Conditions

Compare and branch insns
branch-less-than R1,10,target
+ Simple
 Two ALUs: one for condition, one for target address
– Extra latency
 Implicit condition codes (x86, LC3)
<pre>subtract R2,R1,10 // sets "negative" CC</pre>
branch-neg target
+ Condition codes set "for free"
 Implicit dependence is tricky
• Conditions in regs, separate branch (MIPS, P37X)
set-less-than R2,R1,10
branch-not-equal-zero R2, target
– Additional insns
+ one ALU per insn, explicit dependence
CIS 371 (Roth/Martin): Instruction Set Architectures 32

LC3, MIPS, x86 Control Transfers

• 9-bit offset PC-relative branches/jumps (uses condition codes)	
 11-bit offset PC-relative calls and indirect calls 	
237X	
• 6-bit offsets PC-relative simple branches (uses register for condition	on)
 12-bit offset on calls and unconditional branchess 	
MIPS	
 16-bit offset PC-relative conditional branches (uses register for co Compare 2 regs: beq, bne or reg to 0: bgtz, bgez, bltz, blez + Don't need adder for these, cover 80% of cases Explicit "set condition into registers": slt, sltu, slti, slti 26-bit target absolute jumps and function calls 	
(86	
 8-bit offset PC-relative branches (uses condition codes) 	
• 8/16-bit target absolute jumps and function calls (within segment)
• Far jumps and calls (change code segment) for longer jumps	
71 (Roth/Martin): Instruction Set Architectures	33

Length and Format

ed length Most common is 32 bits Simple implementation: next PC = PC+4 Longer reach for branch/jump targets Code density: 32 bits to increment a register by 1? iable length Complex implementation
Code density npromise: two lengths MIPS16 or ARM's Thumb
ding
ew simple encodings simplify decoder

LC3/MIPS/x86 Length and Format

• LC3: 2-b	ovte ind	sns. 3 for	mats (P ²	37X is sii	milar)		
0-reg 1-reg 2-reg	Op(4) Op(4)R(3 Op(4)R(3	Offset(12))) t(6)				
• MIPS: 4	-byte ir	nsns, 3 fo	ormats				
R-type	R-type Op(6) Rs(5) Rt(5) Rd(5) Sh(5) Func(6)						
I-type	Op(6)	Rs(5) Rt(5) In	nmed(16)			
J-type	Op(6)		Target(26	6)			
• x86: 1-2	16 byte	e insns					
Prefix*(1-4)	Ор	OpExt*	ModRM*	SIB*	Disp*(1-4)	Imm*(1-4)	

CIS 371 (Roth/Martin): Instruction Set Architectures

At least two privilege modes: user (low), kernel (high)
 Some operations, storage locations accessible in all modes

35

• Others accessible only in high privilege mode

Operating System Support

• Deal with I/O, exceptions, virtual memory, privilege itself

ISA support required to implement an operating system

Anything that allows one process to interfere with another

• Support for safely up-grading and down-grading privilege

- Programmatically: system calls
- Transparently: interrupts

CIS 371 (Roth/Martin): Instruction Set Architectures

Traps and System Calls

- What if a user process wanted to access an I/O device?
 - Can't actually "call" kernel procedures
 - Kernel is "shared" by all user applications \rightarrow a separate process
 - Should not be allowed to "call" or "jump" into arbitrary kernel code
 - Should not be allowed to upgrade privilege outside of kernel
- How does this work then?
 - Kernel publishes a set of service codes (not function addresses)
 - User processes use special insn to invoke desired service
 - TRAP, INTERRUPT, SYSCALL: a (process-changing) call only...
 - Specifies function "code" rather than address
 - Upgrades privilege: only way to do this
 - Return-from-interrupt: a (process-changing) return only...
 - Downgrades privilege

Multiprocessing Support

 ISA support also required for multiprocessing Memory model 	
 Atomic "conditional reg/mem swap" insns "Fence" insns 	
LC3 No multiprocessing support	
 MIPS/x86 Yes, please 	
• More about this later	
CIS 371 (Roth/Martin): Instruction Set Architectures	39

LC3/MIPS/x86 OS Support

- LC3
 - Trap, return from interrupt
 - Interrupts supported but not used in CIS 240
- MIPS

37

 Trap, return from trap "Exception coprocessor" Interrupts 	
 X86 Trap, return from trap 	
Exception flags	
Multi-level interrupts	
CIS 371 (Roth/Martin): Instruction Set Architectures	38

RISC and **CISC**

 RISC: reduced-instruction set computer Coined by Patterson in early 80's Berkeley RISC-I, Stanford MIPS, IBM 801 Examples: PowerPC, ARM, SPARC, Alpha, PA-RI 	SC
 CISC: complex-instruction set computer Term didn't exist before "RISC" Examples: x86, Motorola 68000, VAX (makes x86) 	
 Religious war started in mid 1980's RISC "won" the (technology) battle, CISC won t Compatibility a stronger force than anyone (but Intel & AMD beat RISC at its own game 	
CIS 371 (Roth/Martin): Instruction Set Architectures	40


Pre 1980: The Setup

- Vicious feedback pendulum
 - Bad compilers ↔ complex ISAs ↔ slow multi-chip designs
 - Assembly commonly written by hand

CIS 371 (Roth	/Martin): Instruction Se	et Architectures	41

Complex ISAs ↔ Slow Implementations

- Complex ISAs have nasty datapaths
- Nasty datapaths are difficult to pipeline
 - And pipelining doesn't help that much
- If you aren't going to pipeline, you want a high-level ISA
 - To amortize fetch/decode



Complex ISAs ↔ Bad Compilers

•	Who is generating assembly code?
•	Humans like high-level "CISC" ISAs (close to HLLs)
	+ Can "concretize" ("drill down"): move down a layer
	+ Can "abstract" ("see patterns"): move up a layer
	– Can deal with few things at a time \rightarrow like things at a high level
•	Computers (compilers) like low-level "RISC" ISAs
	+ Can deal with many things at a time \rightarrow can do things at any leve
	+ Can "concretize": 1-to-many lookup functions (databases)
	 Difficulties with abstraction: many-to-1 lookup functions (AI)
	 Translation should move strictly "down" levels
•	Stranger than fiction
	People once thought computers would execute HLLs directly
CIS	5 371 (Roth/Martin): Instruction Set Architectures 42

Early 1980s: The Tipping Point

- · Moore's Law makes single-chip microprocessor possible...
 - ...but only for small, simple ISAs
- Performance advantage of "integration" was compelling
- RISC manifesto: create ISAs that...
 - Simplify implementation
 - Facilitate optimizing compilation
 - Some guiding principles ("tenets")
 - Single cycle execution/hard-wired control
 - Fixed instruction length, format
 - Lots of registers, load-store architecture, few addressing modes
- No equivalent "CISC manifesto"

CIS 371 (Roth/Martin): Instruction Set Architectures

The Debate

- RISC argument
 - CISC is fundamentally handicapped
 - For a given technology, RISC implementation will be better (faster)
 Current technology enables single-chip RISC
 - When it enables single-chip CISC, RISC will be pipelined
 - When it enables pipelined CISC, RISC will have caches
 - When it enables CISC with caches, RISC will have next thing...

45

• CISC rebuttal

- CISC flaws not fundamental, can be fixed with more transistors
- Moore's Law will narrow the RISC/CISC gap (true)
 - Good pipeline: RISC = 100K transistors, CISC = 300K
 - By 1995: 2M+ transistors had evened playing field
- Software costs dominate, compatibility is paramount

CIS 371 (Roth/Martin): Instruction Set Architectures

Intel's Trick: RISC Inside

•	1993: Intel wanted out-of-order execution in Pentium	Pro
	 OoO was very hard to do with a coarse grain ISA like x86 	
•	Solution? Translate x86 to RISC uops in hardware	
	push \$eax	
	becomes (we think, uops are proprietary)	
	store \$eax [\$esp-4]	
	addi \$esp,\$esp,-4	
	+ Processor maintains x86 ISA externally for compatibility	
	+ Executes RISC µISA internally for datapath implementa	ition
	• Given translator, x86 almost as easy to implement as RISC	
	 Intel implemented out-of-order before any RISC company 	
	• Idea co-opted by other x86 companies: AMD and Transmeta	
	 The one company that resisted (Cyrix) couldn't keep up 	
CIS	5 371 (Roth/Martin): Instruction Set Architectures	47

Compatibility

- No-one buys new hardware... if it requires new software
 - Intel greatly benefited from this (IBM, too)
 - ISA must remain compatible, no matter what
 - x86 one of the worst designed ISAs EVER, but survives
 - As does IBM's 360/370 (the *first* "ISA family")

• Backward compatibility

- New processors must support old programs (can't drop features)
- Very important
- Forward (upward) compatibility
 - Old processors must support new programs (with software help)
 - New processors redefine only previously-illegal opcodes
 - Allow software to detect support for specific new instructions
 - Old processors emulate new instructions in low-level software

46

CIS 371 (Roth/Martin): Instruction Set Architectures

More About Uops

Optimized logic: for common insns that translate in	nto 1–4 uops
+ Fast	
- Complex	
 Table: for rare insns or nasty insns that translate in 	nto 5+ uops
– Slow	
+ "Off to the side", doesn't complicate rest of ma	chine
x86: average 1.6 uops / x86 insn	
x86-64: average 1.1 uops / x86 insn	
• More registers (can pass parameters too), fewer pr	ushes/pops
• Speculation about Core 2: PLA for 1–2 uops, Table	for 3+ uops?
IS 371 (Roth/Martin): Instruction Set Architectures	48

Transmeta's Take: Code Morphing

- **Code morphing**: x86 translation in software
 - Crusoe/Astro are x86 emulators, no actual x86 hardware anywhere
 - Only "code morphing" translation software written in native ISA
 - Native ISA is invisible to applications, OS, even BIOS
 - Different Crusoe versions have (slightly) different ISAs: can't tell
- How was it done?
 - Code morphing software resides in boot ROM
 - On startup boot ROM hijacks 16MB of main memory
 - Translator loaded into 512KB, rest is translation cache
 - Software starts running in **interpreter** mode
 - Interpreter profiles to find "hot" regions: procedures, loops
 - Hot region compiled to native, optimized, cached
 - Gradually, more and more of application starts running native

CIS 37	71 (Rot	h/Martin)	: Instr	uction S	et Arch	itectu	res	

How x86 Won the Commercial War

- x86 was first 16-bit chip by ~2 years
- IBM put it into its PCs: there was no competing choice
- Rest is Moore's Law, inertia and "financial feedback"
 - x86 is most difficult ISA to implement and do it fast but...
 - Because Intel sells the most non-embedded processors...
 - It has the most money...
 - Which it uses to hire more and better engineers...
 - Which it uses to maintain competitive performance ...
 - And given equal performance compatibility wins...
 - So Intel sells the most non-embedded processors..
- AMD keeps pressure on x86 performance

CIS 371 (Roth/Martin): Instruction Set Architectures

50

Actually, The Volume Winner is RISC

٠	ARM (Acorn	RISC Machine -	→ Advanced	RISC Machine)	
---	------------	----------------	------------	-----------------------	--

- First ARM chip in mid-1980s (from Acorn Computer Ltd).
- 1.2 billion units sold in 2004 (>50% of all 32/64-bit CPUs)
- Low-power and embedded devices (iPod, for example)

• 32-bit RISC ISA

- 16 registers (PC is one of them: to branch, just write to the PC)
- Many addressing modes, e.g., auto increment
- Predication: Condition codes, each instruction can be conditional
- Multiple compatible implementations
 - Intel's X-scale (original design was DEC's, bought by Intel)
 - Others: Freescale (was Motorola), IBM, Texas Instruments, Nintendo, STMicroelectronics, Samsung, Sharp, Philips, etc.

51

49

Redux: Are ISAs Important?

 Does "quality" of ISA actually matter? Not for performance (mostly) Mostly comes as a design complexity issue Insn/program: everything is compiled, compilers are good Cycles/insn and seconds/cycle: µISA, many other tricks 	
 Does "nastiness" of ISA matter? No, only compiler writers and hardware designers see it 	
Even compatibility is not what it used to beSoftware emulation	
CIS 371 (Roth/Martin): Instruction Set Architectures	52

Compatibility Trap Door

- "Trap": add some ISA feature for 5% gain
 - Must support feature forever... even if gain turns to loss
 - Classic: SPARC's register windows (hardware activation records)
- Trap: insn makes low-level "function call" to OS handler

Compatibility's friend

- Backward compatibility: rid yourself of some ISA mistakes
 - New design: "mistake feature" opcodes trap, emulated in software
 - Performance (of that feature) suffers
 - Legal: ISA says nothing about performance
 - Actually good: feature will be used less ("deprecation cycle")

53

- Forward compatibility
 - Reserve set of trap opcodes (don't define uses)
 - Add ISA functionality by overloading traps
 - Release firmware patch to "add" to old implementation

CIS 371 (Roth/Martin): Instruction Set Architectures

Translation and Virtual ISAs

- New compatibility interface: ISA + translation software
 - Binary-translation: transform static image, run native
 - Emulation: unmodified image, interpret each dynamic insn
 - Typically optimized with just-in-time (JIT) compilation
 - Examples: FX!32 (x86 on Alpha), Rosetta (PowerPC on x86)
 - Performance overheads not that high
- Virtual ISAs: designed for translation, not direct execution
 - Target for high-level compiler (one per language)
 - Source for low-level translator (one per ISA)
 - Goals: Portability (abstract hardware nastiness), flexibility over time
 - Examples: Java Bytecodes

CIS 371 (Roth/Martin): Instruction Set Architectures

54

App App App System software Mem CPU I/O	 What is an ISA? A functional contract All ISAs are basically the same But many design choices in details Two "philosophies": CISC/RISC Good ISA enables high-performance At least doesn't get in the way Compatibility is a powerful force Tricks: binary translation, µISAs
	Next: single-cycle datapath/control